EEWORLDEEWORLDEEWORLD

Part Number

Search

Z8S18010VSG

Description
RS-232 Interface IC 5V MultiCh RS-232 Driver/Receiver
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,71 Pages
ManufacturerZilog, Inc.
Websitehttps://www.zilog.com/
Environmental Compliance
Download Datasheet Parametric View All

Z8S18010VSG Online Shopping

Suppliers Part Number Price MOQ In stock  
Z8S18010VSG - - View Buy Now

Z8S18010VSG Overview

RS-232 Interface IC 5V MultiCh RS-232 Driver/Receiver

Z8S18010VSG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerZilog, Inc.
Parts packaging codeLCC
package instructionQCCJ,
Contacts68
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresALSO OPERATES AT 3.3V SUPPLY
Address bus width20
bit size8
boundary scanNO
maximum clock frequency10 MHz
External data bus width8
FormatFIXED POINT
Integrated cacheNO
JESD-30 codeS-PQCC-J68
JESD-609 codee3
length24.2316 mm
low power modeYES
Number of terminals68
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height4.57 mm
speed10 MHz
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMATTE TIN
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width24.2316 mm
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR
2
4'.+/+0#4;
2
41&7%6
5
2'%+(+%#6+10
<5<.
'
0*#0%'&
< /
+%41241%'5514
1
(('45
(
#56'4
'
:'%76+10

2
19'4
5
#8'4
/
1&'
 .
19
'/+
('#674'5
Code Compatible with ZiLOG Z80
®
CPU
Extended Instructions
Two Chain-Linked DMA Channels
Low Power-Down Modes
On-Chip Interrupt Controllers
Three On-Chip Wait-State Generators
On-Chip Oscillator/Generator
Expanded MMU Addressing (Up to 1 MB)
Clocked Serial I/O Port
Two 16-Bit Counter/Timers
Two Enhanced UARTs (up to 512 Kbps)
Clock Speeds: 10, 20, 33 MHz
Operating Range: 5V (3.3V@ 20 MHz)
Operating Temperature Range: 0°C to +70°C
–40°C to +85°C Extended Temperature Range
Three Packaging Styles
– 68-Pin PLCC
– 64-Pin DIP
– 80-Pin QFP
)'0'4#. &'5%4+26+10
The enhanced Z8S180/Z8L180
significantly improves on
previous Z80180 models, while still providing full back-
ward compatibility with existing ZiLOG Z80 devices. The
Z8S180/Z8L180 now offers faster execution speeds, pow-
er-saving modes, and EMI noise reduction.
This enhanced Z180
design also incorporates additional
feature enhancements to the ASCIs, DMAs, and
56#0&$;
mode power consumption. With the addition of ESCC-like
Baud Rate Generators (BRGs), the two ASCIs offer the flex-
ibility and capability to transfer data asynchronously at rates
of up to 512 Kbps. In addition, the ASCI receiver features
a 4-byte first in/first out (FIFO) buffer which reduces the
likelihood of overrun errors. The DMAs have been modified
to allow for chain-linking of the two DMA channels when
set to take their DMA requests from the same peripherals
device. This feature allows for nonstop DMA operation be-
tween the two DMA channels.
Not only does the Z8S180/Z8L180 consume less power dur-
ing normal operations than the previous model, it offers
three modes intended to further reduce power consumption.
Power consumption during
56#0&$;
Mode is reduced to
10
µA
by stopping the external oscillators and internal
clock. The
5.''2
mode reduces power by placing the CPU
into a stopped state, consuming less current while the on-
chip I/O devices still operate. The
5;56'/ 5612
mode
places both the CPU and the on-chip peripherals into a
stopped mode, reducing power consumption even further.
A new clock-doubler feature in the Z8S180/Z8L180 allows
the internal clock speed to be twice the external clock speed.
As a result, system cost is reduced by allowing the use of
lower-cost, lower-frequency crystals.
The Enhanced Z180 is housed in 80-pin QFP, 68-pin PLCC,
and 64-pin DIP packages.
0QVG
All Signals with an overline are active Low. For exam-
ple: B/W, in which WORD is active Low; or B/W, in
which BYTE is active Low.
&5</2

Have you paid attention to the MT_*** file in ZStack-CC2530-2.5.1a?
When I was learning binding, I found that many functions mentioned in the book were applied in MT_SAPI, but I couldn't open the specific ones I wanted to open. For example, if I wanted to open void zb...
flying510 RF/Wirelessly
Which manufacturers produce 16-bit microcontrollers with 251 cores?
There don't seem to be many 251-core products. It would be great if they could replace 51-core at a low cost. The main reason is that development is simpler than 32-bit, but I haven't found a mature d...
陈韶华 MCU
After going out, the girl started to ignore me
After going out, the girl started to ignore me!!! I need some advice from a girl!!!...
gurou1 Talking
How to quickly master a technology
Introduction: For fresh graduates looking for technical jobs, solid basic skills and project development experience are very important.Fresh graduates of science and engineering (this article takes gr...
xyd小英雄 maychang Fun Electronics
Are there any good companies in Shenzhen that have FPGA positions?
Are there any good companies with FPGA positions in Shenzhen? I want to find an FPGA job in Shenzhen. I would appreciate it if you can let me know....
少121 FPGA/CPLD
LittleBits unboxing and inspection
As the title says, helloword, turn on a light, try the switch, the light is ok....
5525 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1949  164  572  2115  1249  40  4  12  43  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号