SC28C94A1N112 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> SC28C94A1N112

SC28C94A1N112: DescriptionUART Interface IC QUAD CMOS UART; Categorysemiconductor Analog mixed-signal IC; File Size231KB，39 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

SC28C94A1N112 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SC28C94A1N112	-	-	View	Buy Now

SC28C94A1N112 Overview

UART Interface IC QUAD CMOS UART

SC28C94A1N112 Parametric

Parameter Name	Attribute value
Product Category	UART Interface IC
Manufacturer	NXP
Packaging	Tube
Factory Pack Quantity	7

Preview

Download Datasheet

View All

INTEGRATED CIRCUITS

SC28C94

Quad universal asynchronous

receiver/transmitter (QUART)

Product data sheet

Supersedes data of 1998 Aug 19

2006 Aug 09

Philips

Semiconductors

Philips Semiconductors

Product data sheet

Quad universal asynchronous receiver/transmitter (QUART)

SC28C94

PIN DESCRIPTION

MNEMONIC

CEN

A5:0

D7:0

RDN

WRN

DACKN

TYPE

I/O

NAME AND FUNCTION

Chip Select:

Active low input that, in conjunction with RDN or WRN, indicates that the host MPU is trying to

access a QUART register. CEN must be inactive when IACKN is asserted.

Address Lines:

These inputs select a 28C94 register to be read or written by the host MPU.

8-bit Bidirectional Data Bus:

Used by the host MPU to read and write 28C94 registers.

Read Strobe:

Active low input. When this line is asserted simultaneously with CEN, the 28C94 places the

contents of the register selected by A5:0 on the D7:0 lines.

Write Strobe:

Active low input. When this line is asserted simultaneously with CEN, the 28C94 writes the data

on D7:0 into the register selected by A5:0.

Data ACKnowledge:

Active low, open-drain output to the host MPU, which is asserted subsequent to a read or

write operation. For a read operation, assertion of DACKN indicates that register data is valid on D7:0. For a

write operation, it indicates that the data on D7:0 has been captured into the indicated register. This signal

corresponds to READYN on 80x86 processors and DTACKN on 680x0 processors.

Interrupt Request:

This active low open-drain output to the host MPU indicating that one or more of the

enabled UART interrupt sources has reached an interrupt value which exceeds that pre-programmed by host

software. The IRQN can be used directly as a 680x0 processor input; it must be inverted for use as an 80x86

interrupt input. This signal requires an external pull-up resistor.

Interrupt ACKnowledge:

Active low input indicates host MPU is acknowledging an interrupt requested. The

28C94 responds by placing an interrupt vector or interrupt vector modified on D7-D0 and asserting DACKN. This

signal updates the CIR register in the interrupt logic. CEN must be high during this cycle.

Transmit Data:

Serial outputs from the four UARTs.

Receive Data:

Serial inputs to the four UARTs/

Input/Output 0:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, Clear to Send inputs, 1X or 16X Transmit Clock outputs or general purpose outputs. Change-of-state

detection is provided for these pins. I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 1:

A multi-use input or output signal for each UART. These pins can be used as general purpose

or 1X or 16X transmit clock inputs, or general purpose 1X or 16X receive clock outputs. Change-of-state

detection is provided for these pins. In addition, I/O1a and I/O1c can be used as Counter/Timer inputs and I/O1b

and I/O1d can be used as Counter/Timer outputs. I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 2:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, 1X or 16X receive clock inputs, general purpose outputs, RTS output or 1X or 16X receive clock outputs.

I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 3:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, 1X or 16X transmit clock inputs, general purpose outputs, or 1X or 16X transmit clock outputs. I/O pins

have approximately 1.5 Mohm pull–up device.

Master Reset:

Active high reset for the 28C94 logic. Must be asserted at power-up, may be asserted at other

times that the system is to be reset and restarted. OSC set to divide by 1, MR pointer set to 1, DACKN enabled,

I/O pins to input. Registers reset: MR0, OPR, CIR. IRQN, DTACKN, IVR Interrupt Vector, Power Down, Test

registers, FIFO pointers, Baud rate generator, Error Status, Watch Dog Timers, Change of State detectors,

counter/timer to timer, Transmitter and Receiver controllers and all interrupt bits. If reset pin is not used, then

first chip access should be to celar ‘power-down’ mode.

Crystal 1 or Communication Clock:

This pin is normally connected to one side of a 3.6864MHz or a

7.3728MHz crystal, or can be connected to an external clock up to 8MHz.

Crystal 2:

If a crystal is used, this pin should be connected to its other terminal. If an external clock is applied to

X1, this pin should be left unconnected.

Power and grounds:

respectively.

BLOCK A

BUS

INTERFACE

A0-A5

D (7:0)

INTERRUPT CONTROL

DTACKN

IACKN

BLOCK B

UARTS C/D

I/O CONTROL

I/O PORT CONTROL

COUNTER/TIMER

I/O PORT CONTROL

UARTS A/B

BAUD

RATE

GENERATOR

IRQN

IACKN

TDa-d

RDa-d

I/O0a-d

I/O

I/O1a-d

I/O

I/O2a-d

I/O

I/O3a-d

I/O

RESET

X1/CLK

, V

SD00161

Figure 3. Channel Architecture

2006 Aug 09

SC28C94A1N112 Related Products

	SC28C94A1N112	935279901518	SC28C94A1N,112	935262534112	935262534118
Description	UART Interface IC QUAD CMOS UART	4 CHANNEL(S), 1Mbps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, MS-018, SOT-238-2, LCC-52	IC UART QUAD W/FIFO 48-DIP	4 CHANNEL(S), 1Mbps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, MS-018, SOT-238-2, LCC-52	4 CHANNEL(S), 1Mbps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, MS-018, SOT-238-2, LCC-52
package instruction	-	QCCJ,	DIP,	QCCJ,	QCCJ,
Reach Compliance Code	-	unknow	unknown	unknown	unknown
Address bus width	-	6	6	6	6
boundary scan	-	NO	NO	NO	NO
maximum clock frequency	-	8 MHz	8 MHz	8 MHz	8 MHz
letter of agreement	-	ASYNC, BIT	ASYNC, BIT	ASYNC, BIT	ASYNC, BIT
Maximum data transfer rate	-	0.125 MBps	0.125 MBps	0.125 MBps	0.125 MBps
External data bus width	-	8	8	8	8
JESD-30 code	-	S-PQCC-J52	R-PDIP-T48	S-PQCC-J52	S-PQCC-J52
JESD-609 code	-	e3	-	e3	e3
length	-	19.125 mm	62.1 mm	19.125 mm	19.125 mm
low power mode	-	YES	YES	YES	YES
Number of serial I/Os	-	4	4	4	4
Number of terminals	-	52	48	52	52
Maximum operating temperature	-	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	-	QCCJ	DIP	QCCJ	QCCJ
Package shape	-	SQUARE	RECTANGULAR	SQUARE	SQUARE
Package form	-	CHIP CARRIER	IN-LINE	CHIP CARRIER	CHIP CARRIER
Maximum seat height	-	4.57 mm	4.9 mm	4.57 mm	4.57 mm
Maximum supply voltage	-	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	-	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage	-	5 V	5 V	5 V	5 V
surface mount	-	YES	NO	YES	YES
technology	-	CMOS	CMOS	CMOS	CMOS
Temperature level	-	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	-	TIN	-	TIN	TIN
Terminal form	-	J BEND	THROUGH-HOLE	J BEND	J BEND
Terminal pitch	-	1.27 mm	2.54 mm	1.27 mm	1.27 mm
Terminal location	-	QUAD	DUAL	QUAD	QUAD
width	-	19.125 mm	15.24 mm	19.125 mm	19.125 mm
uPs/uCs/peripheral integrated circuit type	-	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL

Recommended Resources

Mining traction electric locomotive power supply remote control circuit

Bilateral current source circuit

Autotransformer manual starting control circuit

Hall sensor unbalance compensation circuit

Motor vehicle signal failure automatic monitoring circuit

Oscillator circuit diagram for debugging

Quartues 2 simulation teshbench unexpectedly has a problem: After QUARYUS2 -TOOL-RUN EDA SIMULATION TOOL, the following error message appears when running ModelSim 6.5. I hope experts can give me some advice. Q385157936For example,ModelSim may displaythe follo...; lvben5d FPGA/CPLD

How to remove the warning when generating IP core in planahead: When I generate an IP core in planahead, there is always a warning that I can't get rid of: [sim 0] Verilog simulation file type 'Behavioral' is not valid for this core. Overriding with simulation fil...; weibyboy FPGA/CPLD

Quad-core CPU Research: I am planning to make a handheld device with Android 4.2 or above, low power consumption, and industrial-grade chips. Now I am choosing between IMX6Q and S5E4412. I feel that the power consumption of ...; pangjian118114 ARM Technology

Which Android version does the ARM11 development board OK6410 from Flink support? Is it stable?: We are planning to do an Android project. We found that the OK6410 of Feiling is pretty good. Can anyone who has used it tell us about the OK6410? Which Android version is supported? How does Android ...; yanbing_90 ARM Technology

TI (Texas Instruments) senior sister answers questions from juniors: It's the time of year to look for a job again. This may be useful to you: I saw it from Xi'an Jiaotong University BBS, and I'm sharing it with you. However, this is the information of the 2009 campus ...; 小瑞 Analogue and Mixed Signal

IR introduces three new 25V DirectFET MOSFETs: International Rectifier (IR) recently launched three new 25V DirectFET MOSFETs, including the IRF6622 control MOSFET, IRF6628 and IRF6629 synchronous MOSFETs, which are mainly used in embedded CPU pow...; fighting Industrial Control Electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components