SC28C94A1N,112 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> SC28C94A1N,112

SC28C94A1N,112: DescriptionIC UART QUAD W/FIFO 48-DIP; CategoryThe embedded processor and controller Microcontrollers and processors; File Size231KB，39 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

SC28C94A1N,112 Overview

IC UART QUAD W/FIFO 48-DIP

SC28C94A1N,112 Parametric

Parameter Name	Attribute value
Brand Name	NXP Semiconductor
Parts packaging code	DIP
package instruction	DIP,
Contacts	48
Reach Compliance Code	unknown
Address bus width	6
boundary scan	NO
maximum clock frequency	8 MHz
letter of agreement	ASYNC, BIT
Maximum data transfer rate	0.125 MBps
External data bus width	8
JESD-30 code	R-PDIP-T48
length	62.1 mm
low power mode	YES
Number of serial I/Os	4
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Certification status	Not Qualified
Maximum seat height	4.9 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches	1

Preview

Download Datasheet

View All

INTEGRATED CIRCUITS

SC28C94

Quad universal asynchronous

receiver/transmitter (QUART)

Product data sheet

Supersedes data of 1998 Aug 19

2006 Aug 09

Philips

Semiconductors

Philips Semiconductors

Product data sheet

Quad universal asynchronous receiver/transmitter (QUART)

SC28C94

PIN DESCRIPTION

MNEMONIC

CEN

A5:0

D7:0

RDN

WRN

DACKN

TYPE

I/O

NAME AND FUNCTION

Chip Select:

Active low input that, in conjunction with RDN or WRN, indicates that the host MPU is trying to

access a QUART register. CEN must be inactive when IACKN is asserted.

Address Lines:

These inputs select a 28C94 register to be read or written by the host MPU.

8-bit Bidirectional Data Bus:

Used by the host MPU to read and write 28C94 registers.

Read Strobe:

Active low input. When this line is asserted simultaneously with CEN, the 28C94 places the

contents of the register selected by A5:0 on the D7:0 lines.

Write Strobe:

Active low input. When this line is asserted simultaneously with CEN, the 28C94 writes the data

on D7:0 into the register selected by A5:0.

Data ACKnowledge:

Active low, open-drain output to the host MPU, which is asserted subsequent to a read or

write operation. For a read operation, assertion of DACKN indicates that register data is valid on D7:0. For a

write operation, it indicates that the data on D7:0 has been captured into the indicated register. This signal

corresponds to READYN on 80x86 processors and DTACKN on 680x0 processors.

Interrupt Request:

This active low open-drain output to the host MPU indicating that one or more of the

enabled UART interrupt sources has reached an interrupt value which exceeds that pre-programmed by host

software. The IRQN can be used directly as a 680x0 processor input; it must be inverted for use as an 80x86

interrupt input. This signal requires an external pull-up resistor.

Interrupt ACKnowledge:

Active low input indicates host MPU is acknowledging an interrupt requested. The

28C94 responds by placing an interrupt vector or interrupt vector modified on D7-D0 and asserting DACKN. This

signal updates the CIR register in the interrupt logic. CEN must be high during this cycle.

Transmit Data:

Serial outputs from the four UARTs.

Receive Data:

Serial inputs to the four UARTs/

Input/Output 0:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, Clear to Send inputs, 1X or 16X Transmit Clock outputs or general purpose outputs. Change-of-state

detection is provided for these pins. I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 1:

A multi-use input or output signal for each UART. These pins can be used as general purpose

or 1X or 16X transmit clock inputs, or general purpose 1X or 16X receive clock outputs. Change-of-state

detection is provided for these pins. In addition, I/O1a and I/O1c can be used as Counter/Timer inputs and I/O1b

and I/O1d can be used as Counter/Timer outputs. I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 2:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, 1X or 16X receive clock inputs, general purpose outputs, RTS output or 1X or 16X receive clock outputs.

I/O pins have approximately 1.5 Mohm pull–up device.

Input/Output 3:

A multi-use input or output signal for each UART. These pins can be used as general purpose

inputs, 1X or 16X transmit clock inputs, general purpose outputs, or 1X or 16X transmit clock outputs. I/O pins

have approximately 1.5 Mohm pull–up device.

Master Reset:

Active high reset for the 28C94 logic. Must be asserted at power-up, may be asserted at other

times that the system is to be reset and restarted. OSC set to divide by 1, MR pointer set to 1, DACKN enabled,

I/O pins to input. Registers reset: MR0, OPR, CIR. IRQN, DTACKN, IVR Interrupt Vector, Power Down, Test

registers, FIFO pointers, Baud rate generator, Error Status, Watch Dog Timers, Change of State detectors,

counter/timer to timer, Transmitter and Receiver controllers and all interrupt bits. If reset pin is not used, then

first chip access should be to celar ‘power-down’ mode.

Crystal 1 or Communication Clock:

This pin is normally connected to one side of a 3.6864MHz or a

7.3728MHz crystal, or can be connected to an external clock up to 8MHz.

Crystal 2:

If a crystal is used, this pin should be connected to its other terminal. If an external clock is applied to

X1, this pin should be left unconnected.

Power and grounds:

respectively.

BLOCK A

BUS

INTERFACE

A0-A5

D (7:0)

INTERRUPT CONTROL

DTACKN

IACKN

BLOCK B

UARTS C/D

I/O CONTROL

I/O PORT CONTROL

COUNTER/TIMER

I/O PORT CONTROL

UARTS A/B

BAUD

RATE

GENERATOR

IRQN

IACKN

TDa-d

RDa-d

I/O0a-d

I/O

I/O1a-d

I/O

I/O2a-d

I/O

I/O3a-d

I/O

RESET

X1/CLK

, V

SD00161

Figure 3. Channel Architecture

2006 Aug 09

SC28C94A1N,112 Related Products

	SC28C94A1N,112	935279901518	SC28C94A1N112	935262534112	935262534118
Description	IC UART QUAD W/FIFO 48-DIP	4 CHANNEL(S), 1Mbps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, MS-018, SOT-238-2, LCC-52	UART Interface IC QUAD CMOS UART	4 CHANNEL(S), 1Mbps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, MS-018, SOT-238-2, LCC-52	4 CHANNEL(S), 1Mbps, SERIAL COMM CONTROLLER, PQCC52, PLASTIC, MS-018, SOT-238-2, LCC-52
package instruction	DIP,	QCCJ,	-	QCCJ,	QCCJ,
Reach Compliance Code	unknown	unknow	-	unknown	unknown
Address bus width	6	6	-	6	6
boundary scan	NO	NO	-	NO	NO
maximum clock frequency	8 MHz	8 MHz	-	8 MHz	8 MHz
letter of agreement	ASYNC, BIT	ASYNC, BIT	-	ASYNC, BIT	ASYNC, BIT
Maximum data transfer rate	0.125 MBps	0.125 MBps	-	0.125 MBps	0.125 MBps
External data bus width	8	8	-	8	8
JESD-30 code	R-PDIP-T48	S-PQCC-J52	-	S-PQCC-J52	S-PQCC-J52
length	62.1 mm	19.125 mm	-	19.125 mm	19.125 mm
low power mode	YES	YES	-	YES	YES
Number of serial I/Os	4	4	-	4	4
Number of terminals	48	52	-	52	52
Maximum operating temperature	85 °C	85 °C	-	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	QCCJ	-	QCCJ	QCCJ
Package shape	RECTANGULAR	SQUARE	-	SQUARE	SQUARE
Package form	IN-LINE	CHIP CARRIER	-	CHIP CARRIER	CHIP CARRIER
Maximum seat height	4.9 mm	4.57 mm	-	4.57 mm	4.57 mm
Maximum supply voltage	5.5 V	5.5 V	-	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V	-	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V	-	5 V	5 V
surface mount	NO	YES	-	YES	YES
technology	CMOS	CMOS	-	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	-	INDUSTRIAL	INDUSTRIAL
Terminal form	THROUGH-HOLE	J BEND	-	J BEND	J BEND
Terminal pitch	2.54 mm	1.27 mm	-	1.27 mm	1.27 mm
Terminal location	DUAL	QUAD	-	QUAD	QUAD
width	15.24 mm	19.125 mm	-	19.125 mm	19.125 mm
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	-	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL	SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
JESD-609 code	-	e3	-	e3	e3
Terminal surface	-	TIN	-	TIN	TIN

Recommended Resources

Working principle diagram of a household switching power supply

Radio tuning and detection circuit

Snowflake BD-110, BD-80A refrigerator circuit

Uninterrupted 5V power supply circuit diagram

Practical regulated power supply circuit diagram using μA723

Power circuit: +12V, ±5V

[Latest Event] TI Store platform upgrade New Year carnival, Asia-exclusive discount codes and authoritative guide to TI products!: [font=微软雅黑][size=4]TI Store platform upgrade New Year Carnival, from December 19, 2016 to January 7, 2017! TI Store provides you with accurate real-time chip inventory display, convenient visitor chec...; EEWORLD社区 Microcontroller MCU

Ask about MSDMA: I am working on a camera driver recently. I am using an ov9650 camera with a Samsung S3C2450 chip. Could you please tell me what MSDMA is? Can you give me a brief introduction? Is it necessary to use ...; xiaojuan222 Embedded System

Some characteristics of MSP430 interrupts: MSP430 provides a very rich interrupt source, including IO interrupt, timer interrupt and some interface interrupt (SPI, UART, I2C) and so on.Let me share with you some features of MSP430 interrupt.Fi...; fish001 Microcontroller MCU

【Altera SoC Experience Tour】+ Reasons to fall in love with FPGA SOC: [size=4]Yesterday I received the [color=#000][font=tahoma, arial, 宋体, sans-serif]Helio SOC kit development board from eeworld. First of all, thank [/font][/color]eeworld for giving me this experience ...; muhan9 FPGA/CPLD

ARM chip selection: I want to choose an arm chip recently. It requires an MMU and I want to run Linux. In addition, I don't want to add RAM and ROM. Please recommend an arm chip that can meet the above requirements. Than...; corsair0101 ARM Technology

stm32 usb virtual serial port: I recently made a USB to serial port program, but when I ported the stm32f103 program to 105 for compilation, it prompted that many USB functions were not defined. What's going on?...; 李强光 stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components