U62256ADK10LL datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> U62256ADK10LL

U62256ADK10LL: Description32K X 8 STANDARD SRAM, 70 ns, PDIP28; Categorystorage; File Size150KB，10 Pages; ManufacturerETC

Download Datasheet Parametric View All

U62256ADK10LL Overview

32K X 8 STANDARD SRAM, 70 ns, PDIP28

U62256ADK10LL Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	28
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	5.5 V
Minimum supply/operating voltage	4.5 V
Rated supply voltage	5 V
maximum access time	70 ns
Processing package description	0.600 INCH, GREEN, PLASTIC, DIP-28
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Craftsmanship	CMOS
packaging shape	RECTANGULAR
Package Size	IN-LINE
Terminal form	THROUGH-HOLE
Terminal spacing	2.54 mm
terminal coating	NOT SPECIFIED
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	COMMERCIAL
memory width	8
organize	32K X 8
storage density	262144 deg
operating mode	ASYNCHRONOUS
Number of digits	32768 words
Number of digits	32K
Memory IC type	STANDARD SRAM
serial parallel	PARALLEL

Preview

Download Datasheet

View All

U62256A

Standard 32K x 8 SRAM

Features

32768x8 bit static CMOS RAM

Access times 70 ns, 100 ns

Common data inputs and

Description

The U62256A is a static RAM

manufactured using a CMOS pro-

cess technology with the following

operating modes:

- Read

- Standby

- Write

- Data Retention

The memory array is based on a

6-transistor cell.

The circuit is activated by the fal-

ling edge of E. The address and

control inputs open simultaneously.

According to the information of W

and G, the data inputs, or outputs,

are active. In a Read cycle, the

data outputs are activated by the

falling edge of G, afterwards the

data word read will be available at

the outputs DQ0-DQ7. After the

address change, the data outputs

go High-Z until the new information

read is available. The data outputs

have not preferred state.

The Read cycle is finished by the

falling edge of W, or by the rising

edge of E, respectively.

Data retention is guaranteed down

to 2 V. With the exception of E, all

inputs consist of NOR gates, so

that no pull-up/pull-down resistors

are required.

data outputs

Three-state outputs

Typ. operating supply current

70 ns: 50 mA

100 ns: 40 mA

TTL/CMOS-compatible

Automatical reduction of power

dissipation in long Read Cycles

Power supply voltage 5 V + 10 %

Operating temperature ranges

0 to 70 °C

-40 to 85 °C

-40 to 125 °C

QS 9000 Quality Standard

ESD protection > 2000 V

(MIL STD 883C M3015.7)

Latch-up immunity >100 mA

Packages: PDIP28 (600 mil)

SOP28 (330 mil)

Pin Configuration

Pin Description

A14

A12

DQ0

DQ1

DQ2

VSS

VCC

A13

A11

A10

DQ7

DQ6

DQ5

DQ4

DQ3

Signal Name

A0 - A14

DQ0 - DQ7

VCC

VSS

Signal Description

Address Inputs

Data In/Out

Chip Enable

Output Enable

Write Enable

Power Supply Voltage

Ground

PDIP

SOP

Top View

April 20, 2004

Recommended Resources

Hybrid Premium Amplifier

Remote control circuit diagram with clear switches

Triac voltage doubler power supply circuit

Refrigerator power-off protector power-saving device circuit

Light controlled electronic switch

875p computer motherboard circuit diagram_009

What is the difference between these two circuits?: Which of the two circuits below is reasonable?The following replies can be seen [hide] question:1. Which one has higher power utilization rate?2. Which circuit is more likely to burn out the tube? ---...; dontium Analog electronics

Playing with Zynq Serial 29——[ex51] Making the boot file BOOT.bin of the naked running program: 1 OverviewLoading Zynq 's naked program is much simpler than making Linux 's SD card boot file.Just put a BOOT.bin file in the FAT32 formatted SD card . As shown in the figure, BOOT.bin needs to conta...; ove学习使我快乐 FPGA/CPLD

SPI transmission: This is definitely a treasure trove of animated graphics. These animated graphics showing signal waveforms in electronic systems help us understand the mechanism of transmission.▲ Figure 1 SPI data tr...; btty038 RF/Wirelessly

Maximum continuous power dissipation (PD) issues for MOS and IGBT: 1. Is there any difference between the maximum continuous power dissipation (PD) and switching loss of MOS and IGBT? 2. How is PD calculated? 3. What is the significance of PD and what is the relation...; 547298384+ Analog electronics

Summarize the reasons why FPGA is difficult to learn (transferred) Original URL Summarize the reasons why FPGA is difficult to learn (transferred): [p=30, 2, left]Why do many novices still fail to get started? Why do so many people find FPGA difficult to learn? I will post a thread to explain in detail the reasons why novices find FPGA difficult ...; suifeng_love FPGA/CPLD

The latest version of ONVIF protocol test tool: ONVIF officially released the latest version of ONVIF protocol test tool, ONVIF Device test Tool V12.12[/color][/size] [size=4][color=#0000ff] [/color][/size][size=4][color=#0000ff] [/color][/size] [s...; 37°男人 DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components