EEWORLDEEWORLDEEWORLD

Part Number

Search

2200JAG300JB3GA

Description
Strain Guage Sensor, Absolute, 0Psi Min, 300Psi Max, 0.25%, 0.50-5.50V, Cylindrical
CategoryThe sensor    Sensor/transducer   
File Size507KB,4 Pages
ManufacturerGems Sensors & Controls
Download Datasheet Parametric View All

2200JAG300JB3GA Overview

Strain Guage Sensor, Absolute, 0Psi Min, 300Psi Max, 0.25%, 0.50-5.50V, Cylindrical

2200JAG300JB3GA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codeunknown
Maximum accuracy(%)0.25%
shellSTAINLESS STEEL
Nominal offset0.50V
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Output range0.50-5.50V
Output typeANALOG VOLTAGE
Package Shape/FormCYLINDRICAL
port type9/16 MALE WITH SNUBBER
Maximum pressure range300 Psi
Minimum pressure range
Pressure sensing modeABSOLUTE
Sensor/Transducer TypePRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage35 V
Minimum supply voltage1.5 V
Termination typeDIN 9.4MM W/O MATE
Base Number Matches1
Program for single chip password lock
I have a program for a single-chip password lock. The specific function is [color=magenta] This example shows how to use 8051, LCD display and 4ⅹ4 keypad to make a password lock. PORT 1 is connected t...
LINGERZHE MCU
A puzzled question in CCS
Hey guys, I'm a newbie and I have a question I don't understand.After creating a new project and adding *.lib and *.c files, the program can run normally. Why do I need to add *.asm and *.cmd? And if ...
paddydong Analogue and Mixed Signal
Analog Electronics Course Selection Test
Watch the courses on the course list...
amperhong TI Technology Forum
About SPI mode setting
For SPI communication, there are only four pins: MOSI, MISO, CS, and CLK. SPI has four modes. So how do you set the various modes when using SPI? There are no clock polarity and phase pins?...
shijizai 51mcu
[FPGA Design Tips] Several concepts about FPGA clocks: delay, intermediate state and speed
InWhen the delay of data transfer between registers exceeds one clock cycle, the downstream register cannot sample the upstream data given in the current clock cycle in the next clock cycle, and an er...
eeleader FPGA/CPLD
Is there anyone who has ported the FLASH player to WINCE?
As the title says, if anyone has this question, please contact QQ: 414858335...
eddy326 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2658  1913  16  1731  406  54  39  1  35  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号