530NB1297M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530NB1297M00DG

530NB1297M00DG: DescriptionLVDS Output Clock Oscillator, 1297MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530NB1297M00DG Overview

LVDS Output Clock Oscillator, 1297MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NB1297M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1297 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Transistor undervoltage reset circuit

Broadband high frequency signal amplifier

20W bus radio and amplifier circuit

High voltage flyback converter circuit

Light-controlled road construction warning circuit

Computer motherboard circuit diagram 820 2_20

Also, which two of the buttons can be used to connect to the external interrupt INT0/INT1?: I want to use a button to control an external interrupt, but I didn't try it out. I suspect the button is not trained to an external interrupt. The P3 port mentioned above is not an IO port, but the P...; zzbeagle Integrated technical exchanges

How to simulate I2C communication using GPIO on C2000: [align=left][color=rgb(85, 85, 85)][font="][size=14px] As a simple digital communication method, I2C only needs two data lines to complete the communication between the host (Master) and the slave (Sl...; fish001 DSP and ARM Processors

【Experience Sharing】KL27 ADC Sampling Pin Design Notes: [color=rgb(0, 0, 0)][font=宋体][size=12pt]Using MKL27Z64VFM4 chip, PTE30 pin is used as ADC input pin. After configuration, by changing the voltage of PTE30 pin, it is found that the output ADC sampling...; wingard NXP MCU

wince data save file format: In wince, can data be saved in excel format and exported via USB? Is there any information on this? How to save and export in c#?...; kentsky Embedded System

The principle of energy saving of LED lighting: [hide]The production of LED lighting has a milestone significance in the field of lighting. With the increasing demand for energy consumption in the world, the reserves of major energy resources in th...; 探路者 LED Zone

I want my program to run in ring0. Should I learn WDM (windows driver mode) or KDM (kernel driver mode)?: I want to write a simple anti-virus software (what a wild idea?!), which must run at the ring0 privilege level, but I know nothing about drivers. I would like to ask experts whether I should learn WDM...; gaowei821029 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components