A43E16161G-95F datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> A43E16161G-95F

A43E16161G-95F: DescriptionSynchronous DRAM, 2MX16, 7ns, CMOS, PBGA54; Categorystorage storage; File Size557KB，48 Pages; ManufacturerAMICC [AMIC TECHNOLOGY]; Environmental Compliance

Download Datasheet Parametric Compare View All

A43E16161G-95F Overview

Synchronous DRAM, 2MX16, 7ns, CMOS, PBGA54

A43E16161G-95F Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	AMICC [AMIC TECHNOLOGY]
package instruction	VFBGA, BGA54,9X9,32
Reach Compliance Code	unknown
access mode	DUAL BANK PAGE BURST
Maximum access time	7 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	105 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	S-PBGA-B54
length	8 mm
memory density	33554432 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	54
word count	2097152 words
character code	2000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	2MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Encapsulate equivalent code	BGA54,9X9,32
Package shape	SQUARE
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
power supply	1.8 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	1 mm
self refresh	Yes
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.00001 A
Maximum slew rate	0.06 mA
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
width	8 mm
Base Number Matches	1

Preview

Download Datasheet

View All

A43E16161

Preliminary

Document Title

1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

Revision History

Rev. No.

0.0

0.1

0.2

0.3

1M X 16 Bit X 2 Banks Low Power Synchronous DRAM

History

Initial issue

Add 54B Pb-Free CSP package type

Error correction in pin configuration

Add p

art numbering scheme

Issue Date

August 2, 2005

March 15, 2007

July 5, 2007

February 19, 2008

Remark

Preliminary

PRELIMINARY

(February, 2008, Version 0.3)

AMIC Technology, Corp.

A43E16161G-95F Related Products

	A43E16161G-95F	A43E16161G-95UF	A43E16161G-75F	A43E16161G-75UF
Description	Synchronous DRAM, 2MX16, 7ns, CMOS, PBGA54	Synchronous DRAM, 2MX16, 7ns, CMOS, PBGA54	Synchronous DRAM, 2MX16, 6ns, CMOS, PBGA54	Synchronous DRAM, 2MX16, 6ns, CMOS, PBGA54
Is it Rohs certified?	conform to	conform to	conform to	conform to
Maker	AMICC [AMIC TECHNOLOGY]	AMICC [AMIC TECHNOLOGY]	AMICC [AMIC TECHNOLOGY]	AMICC [AMIC TECHNOLOGY]
package instruction	VFBGA, BGA54,9X9,32	FBGA, BGA54,9X9,32	FBGA, BGA54,9X9,32	FBGA, BGA54,9X9,32
Reach Compliance Code	unknown	unknown	unknown	unknown
Maximum access time	7 ns	7 ns	6 ns	6 ns
Maximum clock frequency (fCLK)	105 MHz	105 MHz	133 MHz	133 MHz
I/O type	COMMON	COMMON	COMMON	COMMON
interleaved burst length	1,2,4,8	1,2,4,8	1,2,4,8	1,2,4,8
JESD-30 code	S-PBGA-B54	S-PBGA-B54	S-PBGA-B54	S-PBGA-B54
memory density	33554432 bit	33554432 bit	33554432 bit	33554432 bit
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
memory width	16	16	16	16
Number of terminals	54	54	54	54
word count	2097152 words	2097152 words	2097152 words	2097152 words
character code	2000000	2000000	2000000	2000000
Maximum operating temperature	70 °C	85 °C	70 °C	85 °C
organize	2MX16	2MX16	2MX16	2MX16
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	FBGA	FBGA	FBGA
Encapsulate equivalent code	BGA54,9X9,32	BGA54,9X9,32	BGA54,9X9,32	BGA54,9X9,32
Package shape	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH	GRID ARRAY, FINE PITCH
power supply	1.8 V	1.8 V	1.8 V	1.8 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	4096	4096	4096	4096
Continuous burst length	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP
Maximum standby current	0.00001 A	0.00001 A	0.00001 A	0.00001 A
Maximum slew rate	0.06 mA	0.06 mA	0.06 mA	0.06 mA
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL
Terminal form	BALL	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Base Number Matches	1	1	1	1

Recommended Resources

Reverse braking control circuit

Production of high-performance active anti-magnetic speakers 01

Charging circuit diagram with automatic circuit breaking

RCC mode practical switching regulated power supply circuit diagram

3V-12V DC DC conversion circuit 2

Winding rotor asynchronous motor series connected reactor step-down starting circuit

100 Questions on Microcontroller Application Programming Skills (Really Classic): 100 Questions on Microcontroller Application Programming Skills 1. What are the advantages and disadvantages of C language and assembly language when developing microcontrollers? Answer: Assembly lang...; songbo MCU

How to use IAR to build a 9B96 development environment?: As the title says, IAR6.1 and PDL-LM3S-3223 driver library have been installed, and there is no problem in compiling and debugging 1138 program, but how to develop 9B96 chip? Is there any project temp...; zxy1217 Microcontroller MCU

What is the function of the resistor between the input and output of 78L05?: I recently saw a design that connected a resistor between the input and output pins of 78L05. The reason for this was to expand the current, but I didn’t see this usage in the data sheet. I did a flyi...; Kkk- Power technology

RMS Power Dissipation (TA = 70°C) = 1.8W. Does this indicate the power consumption of the power chip when it is working?: RMS Power Dissipation (TA = 70°C) = 1.8W Does this indicate the power consumption of the power chip when it is working? Does it have anything to do with the chip output capability? From EEWORLD cooper...; WLJP Analogue and Mixed Signal

National Competition Paper Format: [i=s] This post was last edited by paulhyde on 2014-9-15 09:01 [/i] Share it with everyone...; 274131487 Electronics Design Contest

【Project source code】 LCD1602 data sheet: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components