5962-8751507KA datasheet, PDF - EEWORLD Datasheet

5962-8751507KA: DescriptionUVPROM, 8KX8, 35ns, CMOS, CDFP24, WINDOWED, CERPACK-24; Categorystorage storage; File Size286KB，9 Pages; ManufacturerCypress Semiconductor

Download Datasheet Parametric View All

5962-8751507KA Overview

UVPROM, 8KX8, 35ns, CMOS, CDFP24, WINDOWED, CERPACK-24

Parameter Name	Attribute value
Parts packaging code	DFP
package instruction	WDFP,
Contacts	24
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	35 ns
Other features	POWER SWITCHED PROM
JESD-30 code	R-GDFP-F24
JESD-609 code	e0
length	15.367 mm
memory density	65536 bit
Memory IC Type	UVPROM
memory width	8
Number of functions	1
Number of terminals	24
word count	8192 words
character code	8000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	8KX8
Output characteristics	3-STATE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	WDFP
Package shape	RECTANGULAR
Package form	FLATPACK, WINDOW
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	2.54 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
width	9.652 mm
Base Number Matches	1

How to store the data received from the serial port into a 64k external data memory: I receive data from the serial port but how do I store the data in the external memory? I am using at89c51 and the memory is HM62256. I don't know how to write a C program. Can anyone help me?...; backhuli MCU

Development is too fast! Are 5-megapixel phones going to be eliminated?: Oh my god, 500W pixel phones are going to be phased out. I still use 30W pixel phones! What’s the point of having such high pixel phones? Can they be used as DC?...; 神童树 RF/Wirelessly

EEWORLD University ---- Intel SoC FPGA Development and Application Training Course by Xiaomei: Intel SoC FPGA Development and Application Training Course by Xiaomei : https://training.eeworld.com.cn/course/5037What is SoC FPGA, what are its advantages, and how to use SoC FPGA for development? I...; 抛砖引玉 Talking

【allegro】Discovered an interesting function: stroke: I am learning how to use Allegro~~~~ Today I discovered an interesting function of Allegro: stroke. The feature of this function is to use ctrl+right mouse button to draw a graphic to achieve the corr...; okhxyyo PCB Design

Please help me analyze the cause of this exception: After yesterday's efforts, I finally ported the MDD layer code of the serial port to BSP, and successfully debugged the three built-in serial port drivers of 2440. But for some reason, the two externa...; jimmydiy Embedded System

TMS320VC5509 basic working conditions and process: The basic working conditions of TMS320VC5509 include power supply circuit, clock circuit, JTAG (debugging) interface circuit, etc. Power supply circuit: purity of analog, digital and core power supply...; Jacktang DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components