EEWORLDEEWORLDEEWORLD

Part Number

Search

A308324

Description
Barrier Strip Terminal Block, 30A, 1 Row(s), 1 Deck(s)
CategoryThe connector    terminals   
File Size239KB,6 Pages
ManufacturerEaton
Download Datasheet Parametric View All

A308324 Overview

Barrier Strip Terminal Block, 30A, 1 Row(s), 1 Deck(s)

A308324 Parametric

Parameter NameAttribute value
MakerEaton
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresSAFETY APPROVAL: UL 94V-0, THERMOPLASTIC
Fastening methodSCREW
Manufacturer's serial numberA3000
Installation typeBOARD
Number of layers1
Rows1
Number of channels24
Rated current30 A
Rated voltage600 V
safety certificateUL; CSA; CE; IEC
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge12 AWG
Base Number Matches1
MAGNUM
®
A31940707WR
Series A3000, LP3000 & CB3000
Single Row Terminal Blocks
Single & Double Row
Filtered Connectors
Euro-MAG Series
PCB – Spring Clamp
SPECIFICATIONS
Rating:
A3:
30A, 600V* #12-22 AWG
LP3: 30A, 150V #12-22 AWG
CB3: 30A, 600V #12-22 AWG
Wire Range:
#12-22 AWG CU
Center Spacing:
.437” or 7/16” (11.10 mm)
Screw Size:
#6-32 zinc plated philslot screws.
Torque Rating:
9 in-lb.
Base:
Standoffs standard for easy flux washing.
Distance Between Barriers:
.32” (8.1 mm)
Recommended PCB Hole Diameter:
.076” (1.93 mm)
Operating Temperature:
105°C (221°F) max., -40°C
(-40°F) min.
Molded Material:
Black, UL Rated 94V0 Thermoplastic
Breakdown Voltage:
3500V (A3 & LP3); 8200V (CB3)
Agency Information:
UL/CSA; IEC Compliance,
CE Certified
*30A Rating achieved with a #10 copper wire crimped to a ring terminal;
20 Rating without ring terminal.
LP301105
CB31420807
A3000 & LP3000 Series
.437
(11.10)
.15
(3.8)
dia.
.65
(16.5)
Base & Rail Mount
Connectors
Poles
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
MOUNTING
ENDS
ONLY
A
C
Mount Ctrs.
Length
1.31
1.75
2.18
2.62
3.06
3.50
3.93
4.37
4.81
5.25
5.68
6.12
6.56
7.00
7.43
7.87
8.31
8.75
9.18
9.62
10.06
10.50
10.93
11.37
11.81
1.73
2.17
2.61
3.05
3.48
3.92
4.36
4.80
5.23
5.67
6.11
6.55
6.98
7.42
7.86
8.30
8.73
9.17
9.60
10.05
10.48
10.92
11.36
11.80
12.23
BARRIER &
MOUNTING
ENDS
B
Pole Ctrs.
.43
.87
1.31
1.75
2.18
2.62
3.06
3.50
3.93
4.37
4.81
5.25
5.68
6.12
6.56
7.00
7.43
7.87
8.31
8.50
9.18
9.62
10.06
10.50
10.93
11.37
11.81
BARRIER
ENDS
ONLY
C
Length
.98
1.43
1.87
2.31
2.75
3.18
3.62
4.06
4.50
4.93
5.37
5.81
6.25
6.68
7.12
7.56
8.00
8.43
8.87
9.31
9.75
10.18
10.62
11.06
11.50
11.93
12.37
.40
(10.2)
C
Mount End
Barrier End
.565
(19.3)
.76
(14.35)
A
Mount Centers
B
Pole Centers
Mount End
Barrier End
.02
(.5)
CB3000 Series
.437
(11.10)
.19
(4.8)
dia.
.32
(8.1)
C
Mount End
Barrier End
Power Distribution Blocks
.70
(17.8)
.61
(15.5)
WIRE MANAGEMENT PRODUCTS
Dimensions in inches. To convert to millimeters, multiply by 25.4.
A
Mount Centers
B
Pole Centers
Mount End
Barrier End
.02
(.5)
12
Wonderful questions and answers about DSP in the past few years
What is the difference between TI's emulator and SEED's emulator? 1) SEED-XDS is fully compatible with TI's XDS-510 and can completely replace XDS-510. 2) SEED-XDSPP is fully compatible with TI's XDS-...
呱呱 DSP and ARM Processors
I haven't been to the cinema for a year.
First of all, thank you EE for inviting you to watch a blockbuster movie - come and get movie ticket subsidy activity. Taking this opportunity, I went to the cinema today to watch a movie "Passengers"...
wateras1 Talking
Make a constant current source and ask for advice from the master
I want to make a resistance measurement, and I thought of a constant current source, but I don't understand it very well, please give me some advice...
小鸡咯咯哒 PCB Design
There are several problems with the quartus10.0 software. It's depressing. Don't use the new software indiscriminately.
I used 7.0 before and it worked fine without any issues, but it doesn't support cyclone 3 series chips, so I switched to 10.0. I installed it on both Ubuntu and Windows XP, and there were some issues ...
lrz123 DIY/Open Source Hardware
How to generate data synchronization clock in VHDL?
I want to use FPGA to send data to the other party in frame format, and also send a synchronous clock. How can I generate this synchronous clock signal? Should I directly assign the system clock to it...
scyshuier FPGA/CPLD
Things to note for the 2009 National College Student Electronics Contest
[i=s] This post was last edited by paulhyde on 2014-9-15 08:55 [/i] 2009 National College Student Electronics Contest Notes, as well as the experience of predecessors, hope to be useful to everyone...
zxg329 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1711  907  1997  1360  1983  35  19  41  28  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号