EEWORLDEEWORLDEEWORLD

Part Number

Search

QL1P300-6PUN132C

Description
Field Programmable Gate Array, 1920 CLBs, 300000 Gates, 200MHz, 1920-Cell, CMOS, PBGA132, 8 X 8 MM, 0.5 MM PITCH, LEAD FREE, TFBGA-132
CategoryProgrammable logic devices    Programmable logic   
File Size2MB,92 Pages
ManufacturerQuickLogic Corporation
Websitehttps://www.quicklogic.com
Environmental Compliance
Download Datasheet Parametric View All

QL1P300-6PUN132C Overview

Field Programmable Gate Array, 1920 CLBs, 300000 Gates, 200MHz, 1920-Cell, CMOS, PBGA132, 8 X 8 MM, 0.5 MM PITCH, LEAD FREE, TFBGA-132

QL1P300-6PUN132C Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeBGA
package instructionTFBGA, BGA132,14X14,20
Contacts132
Reach Compliance Codecompliant
Is SamacsysN
maximum clock frequency200 MHz
Combined latency of CLB-Max0.59 ns
JESD-30 codeS-PBGA-B132
JESD-609 codee1
length8 mm
Humidity sensitivity level3
Configurable number of logic blocks1920
Equivalent number of gates300000
Number of entries74
Number of logical units1920
Output times74
Number of terminals132
Maximum operating temperature85 °C
Minimum operating temperature
organize1920 CLBS, 300000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA132,14X14,20
Package shapeSQUARE
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
power supply1.8,3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch0.5 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width8 mm
Base Number Matches1
QuickLogic PolarPro
®
Device Data Sheet — QL1P075,
QL1P100, QL1P200, and QL1P300
••••••
Combining Low Power, Performance, Density, and Embedded RAM
• Quadrant-based segmentable clock networks
Device Highlights
Low Power Programmable Logic
• As low as 2.2 µA
• 0.18 µm, six layer metal CMOS process
• 1.8 V core voltage, 1.8/2.5/3.3 V drive
capable I/Os
• Up to 55 kilobits of SRAM
• Up to 238 I/Os available
• Up to 300,000 system gates
• Nonvolatile, instant-on
• IEEE 1149.1 boundary scan testing compliant
20 quad clock networks per device
4 quad clock networks per quadrant
1 dedicated clock network per quadrant
• Two user Configurable Clock Managers (CCMs)
Very Low Power (VLP) Mode
• QuickLogic PolarPro has a special VLP pin
which can enable a low power sleep mode that
significantly reduces the overall power
consumption of the device by placing the device in
standby
• Enter VLP mode from normal operation in less
than 250 µs (typical)
• Exit from VLP mode to normal operation in less
than 250 µs (typical)
Embedded Dual-Port SRAM
• Up to twelve dual-port 4-kilobit high performance
SRAM blocks
• True dual-port capability
• Embedded synchronous/asynchronous FIFO
controller
• Configurable and cascadable aspect ratio
Security Links
There are several security links to disable JTAG
access to the device. Programming these optional
links completely disables access to the device from
the outside world and provides an extra level of
design security not possible in SRAM-based FPGAs.
Figure 1: QuickLogic PolarPro Block Diagram
DDR/GPIO
DDR/GPIO
DDR/GPIO
DDR/GPIO
Programmable I/O
• Bank programmable drive strength
GPIO
CCM
GPIO
• Bank programmable slew rate control
• Independent I/O banks capable of supporting
multiple I/O standards in one device
• Native support for DDR I/Os
• Bank programmable I/O standards: LVTTL,
LVCMOS, LVCMOS18, PCI, SSTL2, SSTL3 and
SSDL18
Embedded RAM Blocks
FIFO Controller
GPIO
Fabric
GPIO
GPIO
GPIO
• Multiple low skew clock networks
GPIO
Embedded RAM Blocks
GPIO
GPIO
GPIO
1 dedicated global clock network
4 programmable global clock networks
© 2009 QuickLogic Corporation
www.quicklogic.com
GPIO
Advanced Clock Network
FIFO Controller
GPIO
1
Recruiting drive engineers
Job title: Driver Engineer Job requirements: 1. Bachelor degree or above in electronics, communications, computers, automatic control and related majors; 2. More than 1 year of embedded product develo...
之城 Embedded System
Is the BEEP function of STM8S208 unusable?
I asked the ST engineer's email: ~~: Hello! I need to use the BEEP function, but after setting the register and running the program, I found that the BEEP register did not change. In the OPTION, I set...
highsea stm32/stm8
LPC11C14 IAP and CAN API issues
When I use LPC11C14 to write IAP online upgrade program, I copy the vector table of the user program to address 0 of RAM, and then remap it to address 0 of FLASH through remapping register, so as to r...
loadload NXP MCU
s3c2416 usb problem
s3c2416 If I only use USB as host, do I not need to connect other pins such as DM_UDEV DP_UDEV REXT XO_UDEV XI_UDEV?...
4027379 ARM Technology
RM48L950 Fault Coverage
The RM48 safety chip meets the IEC61508 SIL3 safety standard requirements. Its unique safety architecture enables the chip to have a high fault detection rate. So what is its fault coverage rate? Is t...
ml0943 Microcontroller MCU
Does anyone know about the ceiling control algorithm? Is there anyone who has implemented it using DSP programming?
Dear friends, does anyone know the ceiling control algorithm? Is there anyone who has implemented it using dsp programming?...
曳尾鱼 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 232  882  603  1874  2182  5  18  13  38  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号