EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962-9312701MXA

Description
IC DUAL 9-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, CDFP56, 0.025 INCH PITCH, CERPACK-56, Bus Driver/Transceiver
Categorylogic    logic   
File Size319KB,14 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

5962-9312701MXA Overview

IC DUAL 9-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, CDFP56, 0.025 INCH PITCH, CERPACK-56, Bus Driver/Transceiver

5962-9312701MXA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionDFP, FL56,.4,25
Reach Compliance Codeunknown
Other featuresWITH DUAL OUTPUT ENABLE
Control typeINDEPENDENT CONTROL
Counting directionUNIDIRECTIONAL
JESD-30 codeR-GDFP-F56
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeBOUNDARY SCAN BUS DRIVER
MaximumI(ol)0.063 A
Number of digits9
Number of functions2
Number of ports2
Number of terminals56
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityINVERTED
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Encapsulate equivalent codeFL56,.4,25
Package shapeRECTANGULAR
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Sup11 ns
propagation delay (tpd)10.5 ns
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height2.54 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb) - hot dipped
Terminal formFLAT
Terminal pitch0.635 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
translateN/A
width9.65 mm
Base Number Matches1

5962-9312701MXA Related Products

5962-9312701MXA SCAN18540TFMQB
Description IC DUAL 9-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, CDFP56, 0.025 INCH PITCH, CERPACK-56, Bus Driver/Transceiver IC SCAN/JTAG/3J SERIES, DUAL 9-BIT BOUNDARY SCAN DRIVER, INVERTED OUTPUT, CDFP56, Bus Driver/Transceiver
Is it Rohs certified? incompatible incompatible
package instruction DFP, FL56,.4,25 DFP, FL56,.4,25
Reach Compliance Code unknown unknown
Other features WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE
Control type INDEPENDENT CONTROL INDEPENDENT CONTROL
Counting direction UNIDIRECTIONAL UNIDIRECTIONAL
JESD-30 code R-GDFP-F56 R-GDFP-F56
JESD-609 code e0 e0
Load capacitance (CL) 50 pF 50 pF
Logic integrated circuit type BOUNDARY SCAN BUS DRIVER BOUNDARY SCAN BUS DRIVER
MaximumI(ol) 0.063 A 0.048 A
Number of digits 9 9
Number of functions 2 2
Number of ports 2 2
Number of terminals 56 56
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Output characteristics 3-STATE 3-STATE
Output polarity INVERTED INVERTED
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
encapsulated code DFP DFP
Encapsulate equivalent code FL56,.4,25 FL56,.4,25
Package shape RECTANGULAR RECTANGULAR
Package form FLATPACK FLATPACK
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V
Prop。Delay @ Nom-Sup 11 ns 10.5 ns
propagation delay (tpd) 10.5 ns 11 ns
Certification status Not Qualified Not Qualified
Filter level MIL-STD-883 MIL-STD-883 Class B
Maximum seat height 2.54 mm 2.54 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS TTL
Temperature level MILITARY MILITARY
Terminal surface Tin/Lead (Sn/Pb) - hot dipped Tin/Lead (Sn/Pb)
Terminal form FLAT FLAT
Terminal pitch 0.635 mm 0.635 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
translate N/A N/A
width 9.65 mm 9.65 mm
Calling IQmath library functions
When I use the IQMATH library, I can use temp=_IQ(0.333) to get the correct result, but calling temp2=_IQatan2(temp) only gives the result of temp2=0. Has anyone encountered this problem when using th...
jeremiaht Microcontroller MCU
The dynamic diagram explains the lead and lag of voltage and current
[align=left][color=rgb(51, 51, 51)]The concept of voltage and current lead and lag is relative to the relationship between current and voltage. That is to say, for example, if it is a capacitive load ...
okhxyyo Power technology
Parallel switch type voltage regulator circuit
Tongshibai Model Electronics 4th Edition P561: 1. When transistor T is turned on, why is diode D cut off?...
msddw Analog electronics
EEWORLD University ---- CES 2015 Focus: Reza Kazerounian introduces the Internet of Things
CES 2015 Focus: Reza Kazerounian Introduction to the Internet of Things : https://training.eeworld.com.cn/course/259Dr. Reza Kazerounian, SVP and GM of Atmel's MCU Business Unit, briefly introduced At...
dongcuipin Talking
Issues to pay attention to when using high-speed op amps
Here are some issues to pay attention to when using op amps, especially high-speed op amps: 1. Pay attention to the design and wiring of the power supply. The power supply has a great influence on the...
永不言败 ADI Reference Circuit
DSP28335 ADC can set different sampling frequencies
Can different sampling frequencies be set when the DSP28335 ADC is sampling in dual-channel synchronous sequencing mode?...
939561900 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1530  606  1134  1056  398  31  13  23  22  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号