843252AGI-04LF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 843252AGI-04LF

843252AGI-04LF: DescriptionClock Generator, 187.5MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16; CategoryThe embedded processor and controller Microcontrollers and processors; File Size251KB，14 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

843252AGI-04LF Overview

Clock Generator, 187.5MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16

843252AGI-04LF Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP16,.25
Contacts	16
Reach Compliance Code	compliant
ECCN code	EAR99
JESD-30 code	R-PDSO-G16
JESD-609 code	e3
length	5 mm
Humidity sensitivity level	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	187.5 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP16,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Master clock/crystal nominal frequency	30 MHz
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	4.4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

View All

PRELIMINARY

FEMTOCLOCKS™ CRYSTAL-TO-

3.3V LVPECL CLOCK GENERATOR

ICS843252I-04

ENERAL

ESCRIPTION

The ICS843252I-04 is a 10Gb/12Gb Ethernet Clock

Generator and a member of the HiPerClocks

family

HiPerClockS™

of high perfor mance devices from IDT. The

ICS843252I-04 can synthesize 10 Gigabit Ethernet

and 12 Gigabit Ethernet with a 25MHz crystal. It

can also generate SATA and 10Gb Fibre Channel reference

clock frequencies with the appropriate choice of crystals. The

ICS843252I-04 has excellent phase jitter performance and is

packaged in a small 16-pin TSSOP, making it ideal for use in

systems with limited board space.

EATURES

•

Two differential 3.3V LVPECL output

•

Crystal oscillator interface designed for

18pF parallel resonant crystals

•

Crystal input frequency range: 19.33MHz - 30MHz

•

Output frequency range: 145MHz - 187.5MHz

•

VCO frequency range: 580MHz - 750MHz

•

RMS phase jitter at 156.25MHz (1.875MHz - 20MHz):

0.39ps (typical)

•

3.3V operating supply

•

-40°C to 85°C ambient operating temperature

•

Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

ONFIGURATION

ABLE WITH

25MH

RYSTAL

Inputs

Crystal Frequency

25MHz

Feedback Divide

÷30

÷25

VCO Frequency

750MHz

625MHz

N Output Divide

÷4

Output Frequency Application

187.5MHz

12 Gigabit Ethernet

156.25MHz

10 Gigabit Ethernet

ONFIGURATION

ABLE WITH

ELECTABLE

RYSTALS

Inputs

Crystal Frequency

20MHz

21.25MHz

24MHz

25.5MHz

30MHz

Feedback Divide

÷30

÷2 5

VCO Frequency

600MHz

637.5MHz

600MHz

637.5MHz

750MHz

N Output Divide

÷4

Output Frequency Application

SATA

150MHz

159.375MHz

150MHz

159.375MHz

187.5MHz

10 Gigabit Fibre Channel

SATA

10 Gigabit Fibre Channel

12 Gigabit Ethernet

LOCK

IAGRAM

nPLL_SEL

REF_CLK

Pullup

Pulldown

SSIGNMENT

nQ1

CCO

nPLL_SEL

CCO

nQ0

XTAL_IN

XTAL_OUT

REF_CLK

CLK_SEL

CCA

FREQ_SEL

Pulldown

XTAL_IN

OSC

XTAL_OUT

CLK_SEL

Pulldown

Phase

Detector

VCO

580MHz-750MHz

DIV. N

÷4

nQ0

nQ1

ICS843252I-04

16-Lead TSSOP

4.4mm x 5.0mm x 0.92mm

package body

G Package

Top View

0 = ÷25

(default)

1 = ÷30

FREQ_SEL

Pulldown

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization

and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

IDT

™

/ ICS

™

3.3V LVPECL CLOCK GENERATOR

843252AGI-04 REV. A JUNE 1, 2007

843252AGI-04LF Related Products

	843252AGI-04LF	843252AGI-04LFT	843252AGI-04	843252AGI-04T
Description	Clock Generator, 187.5MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16	Clock Generator, 187.5MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-16	Clock Generator, 187.5MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16	Clock Generator, 187.5MHz, PDSO16, 4.40 X 5 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16
Is it lead-free?	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	incompatible	incompatible
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	TSSOP	TSSOP	TSSOP	TSSOP
package instruction	TSSOP, TSSOP16,.25	TSSOP, TSSOP16,.25	4.40 X 5 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16	4.40 X 5 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16
Contacts	16	16	16	16
Reach Compliance Code	compliant	compliant	not_compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
JESD-30 code	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16	R-PDSO-G16
JESD-609 code	e3	e3	e0	e0
length	5 mm	5 mm	5 mm	5 mm
Humidity sensitivity level	1	1	1	1
Number of terminals	16	16	16	16
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Maximum output clock frequency	187.5 MHz	187.5 MHz	187.5 MHz	187.5 MHz
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	TSSOP	TSSOP
Encapsulate equivalent code	TSSOP16,.25	TSSOP16,.25	TSSOP16,.25	TSSOP16,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	260	NOT SPECIFIED	NOT SPECIFIED
power supply	3.3 V	3.3 V	3.3 V	3.3 V
Master clock/crystal nominal frequency	30 MHz	30 MHz	30 MHz	30 MHz
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Maximum supply voltage	3.465 V	3.465 V	3.465 V	3.465 V
Minimum supply voltage	3.135 V	3.135 V	3.135 V	3.135 V
Nominal supply voltage	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Tin/Lead (Sn85Pb15)	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.65 mm	0.65 mm	0.65 mm	0.65 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	NOT SPECIFIED	NOT SPECIFIED
width	4.4 mm	4.4 mm	4.4 mm	4.4 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER
Base Number Matches	1	1	1	1

Recommended Resources

Active load differential amplifier circuit diagram

One of the transistor stabilized current power supply circuits

Effective signal circuit for weightlifting

Very low frequency sine wave oscillation circuit

Improved circuit of rock machine electrical system

Precision linear regulated power supply circuit diagram

EEWORLD University Hall----Application of TI LED lighting in automobiles: Application of TI LED lighting in automobiles : https://training.eeworld.com.cn/course/3854...; hi5 Automotive Electronics

FPGA program loading and curing: Preface Operating Environment:Windows 7 64bit ISE 14.7FPGA program loading and curing Connect the development board to the PC through the Xilinx FPGA JTAG downloader, and open the Windows device manag...; Tronlong小分队 FPGA/CPLD

EEWORLD University ---- Training series for BQ76952 & BQ76942, 3-16S & 3-10S battery monit: Training series for BQ76952BQ76942, 3-16S3-10S battery monitors：https://training.eeworld.com.cn/course/5811...; hi5 Power technology

Using synplify Pro for synthesis in quartusII: Error: Can't launch the Synplify Pro software -- the path to the location of the executables for the Synplify Pro software not specified.Error: You can specify the path in the EDA Tool Options page of...; phdwong FPGA/CPLD

Calibration of artificial mains networks: Artificial mains network (LISN), also known as line impedance stabilization network, can provide a , isolate the experimental circuit from the useless radio frequency signal on the power supply, and t...; zbz0529 Power technology

F-E56C-V1 embedded TTL level MODEM module: F-E56C-V1 Embedded TTL Level MODEM Module Introduction: F-E56C-V1 MODEM is an embedded TTL level interface DC 3.3V or 5V power supply modem module, providing users with modem OEM and ODM solutions tha...; 94169916 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components