EEWORLDEEWORLDEEWORLD

Part Number

Search

HI3-5700J-5

Description
8-Bit, 20 MSPS Flash A/D Converter
File Size618KB,12 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Compare View All

HI3-5700J-5 Overview

8-Bit, 20 MSPS Flash A/D Converter

®
May 1997
Features
NEW
r at
OR
ente c
E D F 75
ND
1
ort C
ts
MME ee HI1 l Supp il.com/
O
S ni c a
REC
ers
OT
e c h w w . i nt
N
w
ur T
c t o S I L or
nta
R
o
or c 8-INTE
1-88
IG
DES
NS
HI-5700
8-Bit, 20 MSPS Flash A/D Converter
Description
The HI-5700 is a monolithic, 8-bit, CMOS Flash Analog-to-
Digital Converter. It is designed for high speed applications
where wide bandwidth and low power consumption are
essential. Its 20 MSPS speed is made possible by a parallel
architecture which also eliminates the need for an external
sample and hold circuit. The HI-5700 delivers
±0.5
LSB
differential nonlinearity while consuming only 725mW
(typical) at 20 MSPS. Microprocessor compatible data
output latches are provided which present valid data to the
output bus 1.5 clock cycles after the convert command is
received. An overflow bit is provided to allow the series
connection of two converters to achieve 9-bit resolution.
• 20 MSPS with No Missing Codes
• 18MHz Full Power Input Bandwidth
• No Missing Codes Over Temperature
• Sample and Hold Not Required
• Single +5V Supply Voltage
• CMOS/TTL
• Overflow Bit
• Improved Replacement for MP7684
• Evaluation Board Available
• /883 Version Available
Ordering Information
PART
NUMBER
HI3-5700J-5
HI9P5700J-5
HI3
-
5700A
-
9
HI9P5700A
-
9
TEMPERATURE
RANGE
0
o
C to +70
o
C
0
o
C to +70
o
C
PACKAGE
28 Lead Plastic DIP
28 Lead Plastic SOIC (W)
28 Lead Plastic DIP
28 Lead Plastic SOIC (W)
Applications
• Video Digitizing
• Radar Systems
• Medical Imaging
• Communication Systems
• High Speed Data Acquisition Systems
-
40
o
C to +85
o
C
-40
o
C to +85
o
C
Pinout
HI-5700
(PDIP, SOIC)
TOP VIEW
CLK 1
(MSB) D7 2
D6 3
D5 4
D4 5
1
28 V
IN
27 V
REF
-
26 AV
DD
25 AGND
24 AGND
23 AV
DD
22
1
/
4
R 6
7
V
DD
3
/
2
R
GND 8
/
4
R
9
21 AV
DD
20 AGND
19 AGND
18 AV
DD
17 V
REF
+
16 CE1
15 CE2
D3 10
D2 11
(LSB) D1 12
D0 13
OVF 14
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
File Number
3174.4

HI3-5700J-5 Related Products

HI3-5700J-5 HI-5700 HI3-5700A-9 HI9P5700A-9 HI9P5700J-5
Description 8-Bit, 20 MSPS Flash A/D Converter 8-Bit, 20 MSPS Flash A/D Converter 8-Bit, 20 MSPS Flash A/D Converter 8-Bit, 20 MSPS Flash A/D Converter 8-Bit, 20 MSPS Flash A/D Converter
Why does dxp sp2 always jump to another layer when drawing a border range on the forbidden wiring layer?
Why does Protel DXP SP2 always jump to the layer when drawing the border range in the forbidden wiring layer? ? As soon as you start drawing the border, it will jump to the wiring layer by itself. I a...
天道自然 PCB Design
Upgrading bootloader failed, check the short-circuit interfaces and study again
Continuing from the previous post, KW41Z's Best Partner - [NXP Kinetis MCU] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-529560-1-1.html[/url] According to Freescale's u...
suoma NXP MCU
Can I add components to the vxsim simulation environment? How to configure vxworks
How to include INCLUDE_POSIX_SCHED when using POSIX functions in vxsim simulation environment? If the project (downloadable) is not selected, can the project not select component configuration? Is the...
taoym101 Real-time operating system RTOS
How to understand "everything is a file"? Answer from the perspective of the application layer and the driver layer.
Dear experts, how do you understand "everything is a file"? Please answer from the perspective of the application layer and the driver layer....
zhengjiewen Linux and Android
[Design Tools] This document introduces the FPGA operation steps for a certain function using ISE10.1
The document introduces the steps of using ISE10.1 to perform FPGA operations for a certain function, including the steps of creating a new document, synthesis, functional simulation, compilation and ...
GONGHCU FPGA/CPLD
The LPC2138 P1 port connected to the 1602 LCD simulation in Pretous cannot display! !
I am building a virtual simulation platform in Proteus. When using LM1602, the sent data cannot be displayed normally. I have successfully used the same code in the P0 port of LPC2106. Because there a...
chengchuanqing Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2594  2230  1539  2394  1535  53  45  31  49  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号