MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Low-Voltage Quiet CMOS
Octal Transparent Latch
(3-State, Non-Inverting)
The MC74LVQ373 is a high performance, non–inverting octal
transparent latch operating from a 2.7 to 3.6V supply. The MC74LVQ373
is suitable for TTL level bus oriented applications where a memory
element is required.
The MC74LVQ373 contains 8 D–type latches with 3–state outputs.
When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters
the latches. In this condition, the latches are transparent, i.e., a latch
output will change state each time its D input changes. When LE is LOW,
the latches store the information that was present on the D inputs a setup
time preceding the HIGH–to–LOW transition of LE. The 3–state standard
outputs are controlled by the Output Enable (OE) input. When OE is
LOW, the standard outputs are enabled. When OE is HIGH, the standard
outputs are in the high impedance state, but this does not interfere with
new data entering into the latches. Current drive capability is 12mA at the
outputs.
MC74LVQ373
LVQ
LOW–VOLTAGE
CMOS OCTAL
TRANSPARENT LATCH
20
1
DW SUFFIX
PLASTIC SOIC
CASE 751D–04
•
Designed for 2.7 to 3.6V VCC Operation – Ideal for Low Power/Low
Noise Applications
•
Guaranteed Simultaneous Switching Noise Level and Dynamic
Threshold Performance
•
Guaranteed Skew Specifications
20
1
M SUFFIX
PLASTIC SOIC EIAJ
CASE 967–01
•
Guaranteed Incident Wave Switching into 75Ω
•
Low Static Supply Current (10µA) Substantially Reduces System Power
Requirements
•
Latchup Performance Exceeds 500mA
20
•
ESD Performance: Human Body Model >2000V
1
SD SUFFIX
PLASTIC SSOP
CASE 940C–03
Pinout: 20–Lead
(Top View)
VCC
20
O7
19
D7
18
D6
17
O6
16
O5
15
D5
14
D4
13
O4
12
LE
11
20
1
DT SUFFIX
PLASTIC TSSOP
CASE 948E–02
PIN NAMES
Pins
OE
LE
D0–D7
O0–O7
Function
Output Enable Input
Latch Enable Input
Data Inputs
3–State Latch Outputs
1
OE
2
O0
3
D0
4
D1
5
O1
6
O2
7
D2
8
D3
9
O3
10
GND
12/95
©
Motorola, Inc. 1995
1
REV 1
MC74LVQ373
LOGIC DIAGRAM
1
11
nLE
Q
D
5
Q
D
6
Q
D
9
Q
D
nLE
Q
D
15
Q
D
nLE
Q
D
19
Q
D
O7
16
O6
O5
12
O4
O3
O2
O1
2
O0
OE
LE
3
D0
4
D1
nLE
7
D2
nLE
8
D3
nLE
13
D4
14
D5
nLE
17
D6
18
D7
nLE
INPUTS
OE
L
L
L
L
L
H
H
H
H
H
LE
H
H
↓
↓
L
L
H
H
↓
↓
Dn
H
L
h
l
X
X
H
L
h
l
INTERNAL
LATCHES
Q
H
L
H
L
NC
NC
H
L
H
L
OUTPUTS
On
H
L
H
L
NC
Z
Z
Z
Z
Z
OPERATING MODE
Transparent (Latch Disabled); Read Latch
Latched (Latch Enabled) Read Latch
Hold; Read Latch
Hold; Disabled Outputs
Transparent (Latch Disabled); Disabled Outputs
Latched (Latch Enabled); Disabled Outputs
H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable High–to–Low Transition; L = Low Voltage Level; l = Low
Voltage Level One Setup Time Prior to the Latch Enable High–to–Low Transition; NC = No Change; X = High or Low Voltage Level or Transitions
are Acceptable; Z = High Impedance State;
↓
= High–to–Low Transition; For ICC Reasons DO NOT FLOAT Inputs
MOTOROLA
2
LCX DATA
BR1339 — REV 2
MC74LVQ373
ABSOLUTE MAXIMUM RATINGS*
Symbol
VCC
VI
VO
IIK
Parameter
DC Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
Value
–0.5 to +7.0
–0.5
≤
VI
≤
VCC + 0.5V
–0.5
≤
VO
≤
VCC + 0.5
–20
+20
IOK
DC Output Diode Current
–20
+20
IO
ICC
IGND
TSTG
DC Output Source/Sink Current
DC Supply Current
DC Ground Current
Storage Temperature Range
±50
±400
±400
–65 to +150
Output in HIGH or LOW State
VI = –0.5V
VI = VCC + 0.5V
VO = –0.5V
VI = VCC + 0.5V
Condition
Unit
V
V
V
mA
mA
mA
mA
mA
mA
mA
°C
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or
conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is
not implied.
RECOMMENDED OPERATING CONDITIONS
Symbol
VCC
VI
VO
TA
∆V/∆t
Supply Voltage
Input Voltage
Output Voltage
Operating Free–Air Temperature
Input Transition Rise or Fall Rate, VIN from 0.8V to 2.0V, VCC = 3.0V
Parameter
Min
2.0
0
0
–40
0
Typ
3.3
Max
3.6
VCC
VCC
+85
125
Unit
V
V
V
°C
mV/ns
DC ELECTRICAL CHARACTERISTICS
TA = –40°C to +85°C
Symbol
VIH
VIL
VOH
Characteristic
HIGH Level Input Voltage (Note 1)
LOW Level Input Voltage (Note 1)
HIGH Level Output Voltage
Condition
2.7V
≤
VCC
≤
3.6V,
VO = 0.1V or VCC – 0.1V
2.7V
≤
VCC
≤
3.6V,
VO = 0.1V or VCC – 0.1V
2.7V
≤
VCC
≤
3.6V; IOH = –50µA
VCC = 2.7V; IOH = –12mA
VCC = 3.0V; IOH = –12mA
VOL
LOW Level Output Voltage
2.7V
≤
VCC
≤
3.6V; IOL = 50µA
2.7V
≤
VCC
≤
3.6V; IOL= 12mA
II
IOZ
IOLD
IOHD
ICC
Quiescent Supply Current
Input Leakage Current
Maximum 3–State Leakage Current
Minimum Dynamic Output Current (Note 2)
2.7V
≤
VCC
≤3.6V;
VI= VCC, GND
VI(OE) = VIL, VIH; VI, VO= VCC, GND
VCC = 3.6V; VOLD = 0.8V Max
VCC = 3.6V; VOHD = 2.0V Min
2.7V
≤
VCC
≤3.6V;
VI = VCC, GND
VCC – 0.1
2.2
2.48
0.1
0.4
±1.0
±2.5
36
–25
10
µA
µA
mA
mA
µA
V
Min
2.0
0.8
Max
Unit
V
V
V
1. These values of VI are used to test DC electrical characteristics only. Functional test should use VIH
≥
2.4V, VIL
≤
0.5V.
2. Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed. Maximum test
duration is 2ms, one output loaded at a time.
LCX DATA
BR1339 — REV 2
3
MOTOROLA
MC74LVQ373
DYNAMIC SWITCHING CHARACTERISTICS
(VCC = 3.3V)
TA = +25°C
Symbol
VOLP
VOLV
VIHD
VILD
Characteristic
Dynamic LOW Peak Voltage (Note 1)
Dynamic LOW Valley Voltage (Note 1)
High Level Dynamic Input Voltage
(Note 2)
Low Level Dynamic Input Voltage
(Note 2)
Condition
CL = 50pF, VIH = 3.3V, VIL = 0V
CL = 50pF, VIH = 3.3V, VIL = 0V
Input–Under–Test Switching 0V to Threshold,
f=1MHz
Input–Under–Test Switching 3.3V to Threshold,
f=1MHz
Min
Typ
0.6
–0.5
1.5
1.5
Max
1.0
–1.0
2.0
0.8
Unit
V
V
V
V
1. Number of outputs defined as “n”. Measured with “n–1” outputs switching from HIGH–to–LOW. The remaining output is measured in the
LOW state.
2. Number of data inputs is defined as “n” switching, “n–1” inputs switching 0V to 3.3V.
AC CHARACTERISTICS
(tR = tF = 2.5ns; CL = 50pF; RL = 500Ω)
Limits
TA = +25°C
VCC = 3.0V to 3.6V
Symbol
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
tPHZ
tPLZ
tOSHL
tOSLH
Parameter
Propagation Delay
Dn to On
Propagation Delay
LE to On
Output Enable Time
to High and Low Level
Output Disable Time
From High and Low Level
Output–to–Output Skew
(Note 1)
Min
2.5
2.5
2.5
2.5
2.5
2.5
1.0
1.0
Typ
9.0
8.0
8.0
8.0
7.0
7.0
8.0
6.0
1.0
1.0
Max
11.5
10.5
11.5
11.5
9.5
9.5
11.0
8.5
1.5
1.5
VCC = 2.7V
Min
2.5
2.5
2.5
2.5
2.5
2.5
1.0
1.0
Typ
9.6
9.6
9.6
9.6
8.0
8.0
9.5
7.5
1.0
1.0
Max
14.8
14.8
15.0
15.0
12.0
12.0
12.5
10.5
1.5
1.5
TA = –40°C to +85°C
VCC = 3.0V to 3.6V
Min
2.5
2.5
2.5
2.5
2.5
2.5
1.0
1.0
Max
12.0
11.5
12.5
12.5
10.0
10.0
11.5
9.0
1.5
1.5
VCC = 2.7V
Max
16.0
16.0
16.0
16.0
14.0
14.0
13.5
11.5
Unit
ns
ns
ns
ns
ns
1. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
The specification applies to any outputs switching in the same direction, either HIGH–to–LOW (tOSHL) or LOW–to–HIGH (tOSLH); parameter
guaranteed by design.
AC OPERATING REQUIREMENTS
(tR = tF = 2.5ns; CL = 50pF; RL = 500Ω)
Limits
TA = +25°C
VCC = 3.0V to 3.6V
Symbol
ts
th
tw
Parameter
Setup TIme, HIGH or LOW Dn to LE
Hold TIme, HIGH or LOW Dn to LE
LE Pulse Width, HIGH
Min
3.0
1.5
4.0
VCC = 2.7V
Min
4.0
1.5
5.0
TA = –40°C to +85°C
VCC = 3.0V to 3.6V
Min
3.0
1.5
4.0
VCC = 2.7V
Min
4.5
1.5
6.0
Unit
ns
ns
ns
CAPACITIVE CHARACTERISTICS
Symbol
CPD
CIN
Parameter
Power Dissipation Capacitance
Input Capacitance
Condition
10MHz, VCC = 3.3V, VI = 0V or VCC
VCC = Open, VI = 0V or VCC
Typical
39
4.5
Unit
pF
pF
MOTOROLA
4
LCX DATA
BR1339 — REV 2
MC74LVQ373
VCC
Dn
50% VCC
50% VCC
0V
tPLH
On
50% VCC
tPHL
VOH
50% VCC
VOL
WAVEFORM 1 – PROPAGATION DELAYS
tR = tF = 2.5ns, 10% to 90%; f = 1MHz; tW = 500ns
VCC
OE
50% VCC
50% VCC
0V
tPZH
On
50% VCC
≈
0V
tPLH, tPHL
tPZL
50% VCC
VOL + 0.3V
GND
WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES
tR = tF = 2.5ns, 10% to 90%; f = 1MHz; tW = 500ns
tPLZ
≈
3.0V
tPHZ
ts
VCC
VOH – 0.3V
LE
50% VCC
tw
th
Dn
VCC
50% VCC
0V
VCC
50% VCC
0V
VOH
On
50% VCC
VOL
On
WAVEFORM 3 – LE to On PROPAGATION DELAYS, LE MINIMUM
PULSE WIDTH, Dn to LE SETUP AND HOLD TIMES
tR = tF = 2.5ns, 10% to 90%; f = 1MHz; tW = 500ns except when noted
Figure 1. AC Waveforms
VCC
6V
OPEN
GND
PULSE
GENERATOR
RT
DUT
CL
R1
RL
TEST
tPLH, tPHL
tPZL, tPLZ
Open Collector/Drain tPLH and tPHL
tPZH, tPHZ
SWITCH
Open
6V
6V
GND
CL = 50pF or equivalent (Includes jig and probe capacitance)
RL = R1 = 500Ω or equivalent
RT = ZOUT of pulse generator (typically 50Ω)
Figure 2. Test Circuit
LCX DATA
BR1339 — REV 2
5
MOTOROLA
京公网安备 11010802033920号
EEWORLD
