CD-700-LAC-GCB-40.960 datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> CD-700-LAC-GCB-40.960

CD-700-LAC-GCB-40.960: DescriptionPhase Locked Loop, CQCC16, 5 X 7.50 MM, 2 MM HEIGHT, HERMETIC SEALED, CERAMIC, SMD-16; CategoryAnalog mixed-signal IC The signal circuit; File Size123KB，14 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

CD-700-LAC-GCB-40.960 Overview

Phase Locked Loop, CQCC16, 5 X 7.50 MM, 2 MM HEIGHT, HERMETIC SEALED, CERAMIC, SMD-16

CD-700-LAC-GCB-40.960 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	QCCN, LCC16,.2X.3,40
Contacts	16
Reach Compliance Code	compliant
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP
JESD-30 code	R-CQCC-N16
JESD-609 code	e4
length	7.49 mm
Humidity sensitivity level	1
Number of functions	1
Number of terminals	16
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Encapsulate equivalent code	LCC16,.2X.3,40
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	2.13 mm
Maximum supply voltage (Vsup)	3.63 V
Minimum supply voltage (Vsup)	2.97 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Terminal form	NO LEAD
Terminal pitch	1.02 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	40
width	5.08 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CD-700

Complete VCXO Based Phase Lock Loop

Features

•

5 x 7.5 x 2 mm, smallest VCXO PLL available

•

Output Frequencies to 77.76 MHz

•

5.0 or 3.3 Vdc operation

•

Tri-State Output

•

Holdover on Loss of Signal Alarm

•

VCXO with CMOS outputs

•

0/70 or –40/85

°C

temperature range

•

Hermetically sealed ceramic SMD package

•

Product is compliant to RoHS directive

Applications

•

Frequency Translation

•

Clock Smoothing, Clock Switching

PHO OPN

(3)

(2)

OPOUT

(1)

(16)

LOSIN

(4)

•

NRZ Clock recovery

•

DSLAM, ADM, ATM, Aggregation, Optical

Switching/Routing, Base Station

DATAIN

(5)

CLKIN

(6)

VCXO

Phase

Detector

and LOS

OP-Amp

Optional

Divider

OUT1

(13)

•

Synchronous Ethernet

•

Low jitter PLL’s

OUT2

(11)

Description

The VI CD-700 is a user-configurable crystal

based PLL integrated circuit. It includes a digital

phase detector, op-amp, VCXO and additional

integrated functions for use in digital

synchronization applications. Loop filter software

is available as well SPICE models for circuit

simulation.

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Rev : 06Apr08

RCLK RDATA

(9)

(10)

OPP

(15)

GND

(7)

VDD

(14)

HIZ

(12)

Figure 1. CD-700 Block Diagram

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

Page 1 of 14

CD-700, VCXO Based PLL

CD-700 Theory of Operation

Phase Detector

The phase detector has two buffered inputs (DATAIN and CLKIN) which are designed to switch at

1.4 volts. DATAIN is designed to accept an NRZ data stream but may also be used for clock signals

which have a 50% duty cycle. CLKIN is connected to OUT1 or OUT2, or a divided version of one of these

outputs. CLKIN and DATAIN and are protected by ESD diodes and should not exceed the power supply

voltage or ground by more than a few hundred millivolts.

The phase detector is basically a latched flip flop/exclusive-or gate/differential amplifier filter design to

produce a DC signal proportional to the phase between the CLKIN and DATAIN signals (see Figure 4 for

a block diagram and Figure 5 for an open loop transfer curve). This will simplify the PLL design as the

designer does not have to filter narrow pulse signals to a DC level. Under locked conditions the rising

edge of CLKIN will be centered in the middle of the DATAIN signal (see Figure 6).

The phase detector gain is 0.53V/rad x data density for 5volt operation and 0.35V/rad x data density for

3.3 volt operation. Data density is equal to 1.0 for clock signals and is system dependent on coding and

design for NRZ signals, but 0.25 could be used as a starting point for data density.

The phase detector output is a DC signal for DATAIN frequencies greater than 1 MHz but produces

significant ripple when inputs are less than 200 kHz. Additional filtering is required for lower input

frequencies applications such as 8kHz (see Figures 8 and 9 as examples).

Under closed loop conditions the active filter has a blocking capacitor which provides a very high DC

gain, so under normal locked conditions and input frequencies >1 MHz, PHO will be about V

/2 and will

not vary significantly with changes in input frequency (within lock range). The control voltage (pin 16) will

vary according to the input frequency offset, but PHO will remain relatively constant.

Data In

(pin 5)

Clock In

(pin 6)

30 kΩ

20 kΩ

PHO

(pin 3)

Gain = V

/ 2π

Gain = 2 / 3

Figure 4. Simplified Phase Detector Block Diagram

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

Page 4 of 14

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Rev : 06Apr08

Recommended Resources

Do you really understand the ins and outs of PLC interference?

Speed differential negative feedback circuit

Ice alarm circuit diagram

3.3V output voltage series voltage stabilizing circuit diagram using μPC1943 or 1944

65-240Hz single tone circuit

50KHZ bandwidth amplifier circuit

Unforgettable 2017: Unforgettable 2017? It is indeed unforgettable. How can I not? After the Spring Festival in 2017, I went to Shanghai on a business trip. I originally planned to go and look at houses. After the busine...; huaiqiao Talking

How do you cool down when the weather is hot?: Today's sign-in posts all say "hot". Some say it's like roasting sweet potatoes, while others say they want to get into an ice cellar.Even a friend on QQ carefully sent me the weather forecast for the...; soso Talking

Please tell me how to draw this kind of differential routing and how to set AD (okhxyyo answer below): [i=s]This post was last edited by liyiui on 2017-8-29 13:19[/i] [backcolor=rgb(238, 238, 238)]I have never done differential routing before. Today I saw a PCB diagram on the Internet (drawn by AD9) wh...; liyiui PCB Design

Hardware Emulation: I would like to ask what microcontroller chips support hardware simulation. Thank you....; 浪儿飘 Embedded System

Elevator safety monitoring system: [i=s]This post was last edited by paulhyde on 2014-9-15 09:16[/i] Elevator Safety Monitoring System...; 呱呱 Electronics Design Contest

I have a problem with prioritizing tasks in my UCOS project: I am doing synchronized phasor measurement (PMU), which is to time-stamp the three AC voltage and current values collected by AD and upload them, and then receive the control commands sent by PC, such...; 历史的天空 Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components