BUS-61565-140S datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BUS-61565-140S

BUS-61565-140S: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, FP-82; CategoryThe embedded processor and controller Microcontrollers and processors; File Size49KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-61565-140S Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, FP-82

BUS-61565-140S Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
Parts packaging code	DFP
package instruction	FP-82
Contacts	82
Reach Compliance Code	unknown
Address bus width	16
boundary scan	NO
letter of agreement	MIL-STD-1553
Data encoding/decoding methods	BIPH-LEVEL(MANCHESTER)
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-XDFP-F82
low power mode	NO
Number of serial I/Os	2
Number of terminals	82
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	UNSPECIFIED
encapsulated code	DFP
Package shape	RECTANGULAR
Package form	FLATPACK
Certification status	Not Qualified
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	FLAT
Terminal location	DUAL
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BUS-61553

MIL-STD-1553 ADVANCED INTEGRATED

MUX (AIM ) HYBRID

ALSO

SEE

IDE

R’S GU

USE

DESCRIPTION

DDC’s

BUS-61553

Advanced

Integrated Mux (AIM) Hybrid is a

complete

MIL-STD-1553

Bus

Controller (BC), Remote Terminal

Unit (RTU), and Bus Monitor (MT)

device. Packaged in a single 78-pin

DIP package, the BUS-61553 con-

tains dual low-power transceivers,

complete BC/RT/MT protocol logic, a

MIL-STD-1553-to-host interface unit

and 8K x 16 RAM.

Using an industry standard dual

transceiver and standard status and

control signals, the BUS-61553 sim-

plifies system integration at both the

MIL-STD-1553 and host processor

interface levels.

All 1553 operations are controlled

through the CPU access to the

shared 8K x 16 RAM. To ensure

maximum design flexibility, memory

control lines are provided for attach-

ing external RAM to the BUS-61553

address and data buses and for dis-

abling internal memory; the total

combined memory space can be

expanded to 64K x 16. All 1553 trans-

fers are entirely memory-mapped;

thus the CPU interface requires

minimal hardware and/or software

support.

The BUS-61553 operates over the

full military -55°C to +125°C temper-

ature range. Available screened to

MIL-PRF-38534, the BUS-61553 is

ideal for demanding military and

industrial microprocessor-to-1553

interface applications.

FEATURES

• Fully Intergrated Terminal

Including:

–Dual Transceiver

–BC/RT/MT Protocol

–Memory Management Unit

–Processor lnterface Logic

–8K x 16 RAM

• CMOS and Bipolar Technologies

• Internal Interrupt Status and Time

Tag Registers

• High Reliability

• 883B Processing Available

BUS-25679

DATA

BUS A

TRANSCEIVER A

TX INH

CONTENTION

RESOLVER

INTERRUPT

GENERATOR

CLOCK IN

CHANNEL A

ENCODER/

DECODER

MEMORY

TIMING

CPU

TIMING

MSTRCLR

SELECT

STRBD

READYD

RD/WR

MEM/REG

EXTEN

EXTLD

INT

TRANSFORMER A

768

µs

TIME OUT

PROTOCOL

CONTROLLER

A15-A00

BUS-25679

DATA

BUS B

TX INH

TRANSCEIVER B

D15-D00

TRANSFORMER B

CHANNEL B

ENCODER/

DECODER

8K x 16

SHARED RAM

PARITY

CHECKER

RT ADDR

RTAD0

RTAD1

RTAD2

RTAD3

RTAD4

RTAD P

RTPARERR

RAM

FIGURE 1. BU-61553 BLOCK DIAGRAM

Recommended Resources

The latest application principle circuit of CFB amplifier

multi-tone alarm

Amplifier circuit diagram of four-quadrant photodetector

72G type spectrophotometer circuit

Computer motherboard circuit diagram 440LX2_17

Temperature sensor design: Dear brothers and sisters, who has a university graduation thesis on ???? Please help me!!!!!!!!!!!!! Thank you!@!!!!!!...; lianyudandan Test/Measurement

[Erha Image Recognition Artificial Intelligence Vision Sensor] Review 3: Firmware Upgrade via HUSKYLENS Uploader: The HuskyLens AI camera uses the new generation AI chip Kendryte K210, which has a built-in 64-bit 400MHz dual-core RISC-V processor and runs neural network algorithms more than 1,000 times faster tha...; mameng Domestic Chip Exchange

Why should tantalum capacitors be used at a reduced rating?: [size=4] The suitable use condition of tantalum capacitors is -55-+125 degrees, and the rated voltage can be applied for testing within 85 degrees. In theory, such conditions have shown that the tempe...; qwqwqw2088 Analogue and Mixed Signal

The memory window on keil3 cannot be displayed: A few days ago, you downloaded a 700M Keil3 from the Internet to use! After you finally installed it, you found that the memory window could not display the memory data! After looking for a long time,...; milanmaldini Embedded System

Research and implementation of DDS frequency modulation signal based on FPGA.pdf: Research and implementation of DDS frequency modulation signal based on FPGA.pdf...; okwmj FPGA/CPLD

Previous Topics of the National Undergraduate Electronic Design Competition: Previous topics of the National Undergraduate Electronic Design Competition, including technical standards, components, and scoring rules...; tsb64 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components