531RB373M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531RB373M000DGR

531RB373M000DGR: DescriptionLVPECL Output Clock Oscillator, 373MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB373M000DGR Overview

LVPECL Output Clock Oscillator, 373MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB373M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	373 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Car turning flasher circuit 2

Delay lamp circuit using power switch integrated circuit (2)

Circuit diagram to eliminate circulating current

A5347 smoke detection application circuit

Three-phase motor Y-connected low-speed reverse operation and braking circuit

stereo driver

Cyclone V board, the preloader clock configuration downloaded has problems, and jtag cannot download files. How to solve it?: I downloaded the preloader to the qspi flash through the quartus_hps tool of soc eds, but it failed to start. I observed through ds5 that there was a problem with the clock configuration. When I used ...; hl9527 FPGA/CPLD

The problem of insufficient power supply of the emulator: I just bought an emulator. As soon as I connected the emulator to the development board, the power light went out and I couldn't simulate. So I removed the digital tube of the development board, but i...; 470375939 Microcontroller MCU

What kind of camera should I buy in the Liaoning TI competition list?: What kind of camera should I buy? Is it the one Freescale usually uses? Analog or digital? What other supporting chips do I need to buy? Urgent help 2. List of main components used (or selected) in th...; xiaohengyan Microcontroller MCU

Questions about u-boot environment variables: I bought a development board from Yangchuang but it didn't come with u-boot code, so I ported it myself. Now I found a problem. There are many environment variables in the u-boot of the development bo...; autodut Embedded System

stlink V2 self-made successfully: 14:47:32 : ST-LINK Firmware version : V2J17S4 14:47:32 : Connected via SWD. 14:47:32 : Connetion mode : Normal. 14:47:33 : Device ID:0x41314:47:33 : Device flash Size : 1 Mbytes 14:47:33 : Device fami...; chenzhufly stm32/stm8

Visual Navigator Planning and Help? A lot of masters are about to reach ing: Design goal: Provide visual navigation for blind people Function planning: Road boundary, curve and turn recognition, stair recognition, traffic light recognition Walking planning, based on GPS to pro...; 247153481 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components