531AB728M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531AB728M000BGR

531AB728M000BGR: DescriptionLVPECL Output Clock Oscillator, 728MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB728M000BGR Overview

LVPECL Output Clock Oscillator, 728MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB728M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	728 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Automotive power converter circuit design

Time relay controls motor timing forward and reverse circuit 2

S2559A/B/E/F (universal) infrared remote control transmitter circuit (dual-tone multi-frequency signal generation circuit)

Simplified electronic ballast circuit diagram

Chopping method reverse bias circuit

TDA8192 power amplifier circuit

Has anyone used Vivado?: [backcolor=rgb(239, 245, 249)]I just installed vivado2014.1. It seems that the device library was not fully installed at work and does not support xc7z045ffg900. However, it is fine when I install it ...; 3008202060 FPGA/CPLD

DSP6678 Ethernet Boot: Finally, I started the 6678 development board from the network. I have run this process many times, but I have not been able to find where the problem is. This morning, I started it again with a try m...; Aguilera DSP and ARM Processors

About UART1 module in MSP430F249: I am learning MSP430F249, using IAR For MSP430 v5.3, simulation environment Proteus7.9. When using UART0, I can send and receive data normally, but when using UART1, I don't know why it doesn't work. ...; ben001 Microcontroller MCU

EEWORLD University ---- Machine Learning Basics: Case Studies (University of Washington): Machine Learning Basics: Case Studies (University of Washington) : https://training.eeworld.com.cn/course/5328Do you have data and wonder what it can tell you?? Do you need a deeper understanding of t...; 抛砖引玉 Integrated technical exchanges

Function and usage of J-Link script file: As a widely used debugger, J-Link provides a variety of supporting software tools, such as command configuration software J-Link Commander, GDB server, J-Flash, etc. Among them, J-Link Commander suppo...; MamoYU Integrated technical exchanges

I would like to ask about the information about the electronic engineer certificate: It has been one and a half years since I graduated from college. I would like to know the registration requirements, registration website, registration process, etc. for the electronic engineer certif...; 梅花飘落孤人醉 Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components