DFN14-HLRFREQ1XE50 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> DFN14-HLRFREQ1XE50

DFN14-HLRFREQ1XE50: DescriptionHCMOS Output Clock Oscillator, 1MHz Min, 25MHz Max, DIL-14/4; CategoryPassive components oscillator; File Size161KB，2 Pages; ManufacturerCTS; Environmental Compliance

Download Datasheet Parametric View All

DFN14-HLRFREQ1XE50 Overview

HCMOS Output Clock Oscillator, 1MHz Min, 25MHz Max, DIL-14/4

DFN14-HLRFREQ1XE50 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	CTS
Reach Compliance Code	unknown
Other features	TIGHT SYMMETRY
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	25 MHz
Minimum operating frequency	1 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	HCMOS
Output load	50 PF
physical size	20.3mm x 12.7mm x 5.1mm
longest rise time	10 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

FREQUENCY CONTROL PRODUCTS

HCMOS & TTL COMPATIBLE CLOCK OSCILLATORS

DFN 14-HL & DFN 4-HL (3.3 V)

KEY FEATURES

1 to 100 MHz

3.3 V, HCMOS/TTL compatible output

Standard DIL 14 or DIL 8 packages

APPLICATIONS

Clocking

H±0.1

PIN 1

DFN 14

DFN 4

20.3±0.1

15.24

PIN 1

12.7±0.1

7.62

12.7±0.1

7.62

0.75±0.1

Function

NC/Enable

GND

Output

Vcc

DFN 14

DFN 4

6.3

6±0.1

0.45

H = 5.10 mm

TYPE

Frequency Range

ELECTRICAL SPECIFICATIONS

supply voltage

supply current (no load)

≤

20 MHz

≤

50 MHz

> 50 MHz

DFN 14-HL

1 to 100 MHz

DFN 4-HL

1 to 100 MHz

3.3 V ± 5 %

≤

10 mA

≤

20 mA

≤

40 mA

HCMOS 50 pF up to 25 MHz or

15 pF > 25 MHz

40/60...60/40 % @ 50% level

10 to 90 %

≤

10 ns up to 25 MHz

≤

5 ns > 25MHz

≥

2.7 V/

≤

0.4 V

≤

10 ms @ 3.15 V

output load

duty cycle

rise/fall times

high/low levels

start up

FREQUENCY STABILITY

types

all types

temperature range

0 to 70°C

-40 to 85°C

stability [ ppm ] and temperature code

stability

code

stability

code

stability

code

XB25

XB50

XB100

≤

± 25

≤

± 50

≤

± 100

XE50

XE75

XE100

≤

± 50

≤

± 75

≤

± 100

stability includes calibration at 25°C, temperature, ageing, Vcc and load changes 1

yr.

OPTIONS

tight symmetry

tri-state output on pin 1

CODE

45/55...55/45 %

high or open = enable, low = high Z

ORDERING CODE

Example

type + option code + frequency + stability/temperature code

DFN 14-HLZ 16.000 MHz XE50

DFN 4-HL 65.536 MHz XB25

TYPE

DFN 14-HL & DFN 4-HL

REVISION

CHECKED

DATE

17.07.2003

PAGE

0.85±0.1

Recommended Resources

The structure and working principle diagram of various protection circuits b

Interface circuit between power supply coupler and PLC

Control circuit with forward and reverse rotation, reverse braking and hierarchical speed regulation functions

Equivalent circuit diagram of PSD

Circuit diagram of small power switching power supply with output of 5v/0.4a

Series voltage stabilizing circuit using voltage amplifier

Ask for advice on BCD BIN command data conversion format: Dear experts, I am confused by these two instructions. Please tell me how the data in these two instructions are converted. My understanding is: BIN: For example, the keyboard input is 528400. To ente...; eeleader Industrial Control Electronics

There are breakpoint issues encountered in AXD and MULTIICE simulations: I have a board connected to MULIICESERVER. The BIOS has been burned into the NORFLASH of the board. I am using AXD to debug. I used LOAD to download the debug image .AXF file into the board. Why can I...; yaowenqiang Embedded System

LPC11C14 chip uart receiving interrupt problem: I use Uart serial port interrupt mode to receive data on LPC11C14 chip. The FIFO interrupt trigger byte number is set to 4 bytes. I use serial port assistant on PC to send 5 characters of "hello". LPC...; xcyhere NXP MCU

How to divide nandflash into two fat areas?: I am currently using a Freescale m31+ce5.0 system. After modifying the hive registry, the 512MB nand flash now has a fat partition, and the nand flash disk can be seen after the system starts. I now w...; dfx168 Embedded System

Experts tell us how to make a good FPGA: Da Xia: I have always wanted to make FPGA. I have read a lot of books, but I am still confused. Because most of them are simple examples, and some are a little more complicated. But I always feel that...; heningbo FPGA/CPLD

EVC connection error.: I copied the printer USB program under PB to a folder. Use EVC4 to create a dll project. And include these CH files and set the path. The compilation and connection errors are as follows: Creating lib...; whbahx Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components