EEWORLDEEWORLDEEWORLD

Part Number

Search

3D7225G-75

Description
Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDSO14, GULL WING, 14 PIN
Categorylogic    logic   
File Size257KB,4 Pages
ManufacturerData Delay Devices
Environmental Compliance
Download Datasheet Parametric Compare View All

3D7225G-75 Overview

Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDSO14, GULL WING, 14 PIN

3D7225G-75 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionGULL WING, 14 PIN
Contacts14
Reach Compliance Codecompliant
seriesCMOS
Input frequency maximum value (fmax)0.48 MHz
JESD-30 codeR-PDSO-G14
length19.305 mm
Logic integrated circuit typeSILICON DELAY LINE
Number of functions1
Number of taps/steps5
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineYES
Certification statusNot Qualified
Maximum seat height4.59 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)3500 ns
width7.62 mm
Base Number Matches1
3D7225
MONOLITHIC 5-TAP
FIXED DELAY LINE
(SERIES 3D7225)
FEATURES
All-silicon, low-power CMOS technology
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range:
0.75ns through 3500ns
Delay tolerance:
2% or 0.5ns
Temperature stability:
±2%
typical (-40C to 85C)
Vdd stability:
±1%
typical (4.75V-5.25V)
Minimum input pulse width:
30% of total delay
8-pin Gull-Wing available as drop-in
replacement for hybrid delay lines
IN
O2
O4
GND
1
2
3
4
8
7
6
5
PACKAGES
VDD
O1
O3
O5
IN
NC
NC
O2
NC
O4
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
NC
O1
NC
O3
NC
O5
3D7225Z-xx SOIC-8
3D7225M-xx DIP-8
3D7225H-xx Gull-Wing
IN
NC
NC
O2
NC
O4
NC
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
NC
NC
O1
NC
O3
NC
O5
3D7225-xx
3D7225G-xx
3D7225K-xx
3D7225S-xx SOL-16
DIP-14
Gull-Wing
Unused pins
removed
For mechanical dimensions, click
here
.
For package marking details, click
here
.
FUNCTIONAL DESCRIPTION
The 3D7225 5-Tap Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains a single delay line,
tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap
(incremental) delay values can range from 0.75ns through 700ns. The
input is reproduced at the outputs without inversion, shifted in time as
per the user-specified dash number. The 3D7225 is TTL- and CMOS-
compatible, capable of driving ten 74LS-type loads, and features both
rising- and falling-edge accuracy.
PIN DESCRIPTIONS
IN
O1
O2
O3
O4
O5
VDD
GND
Delay Line Input
Tap 1 Output (20%)
Tap 2 Output (40%)
Tap 3 Output (60%)
Tap 4 Output (80%)
Tap 5 Output (100%)
+5 Volts
Ground
The all-CMOS 3D7225 integrated circuit has been designed as a reliable, economic alternative to hybrid
TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and space saving surface mount
8-pin SOIC and 16-pin SOL packages.
TABLE 1: PART NUMBER SPECIFICATIONS
DASH
NUMBER
-.75
-1
-1.5
-2
-2.5
-4
-5
-10
-20
-50
-100
-200
-700
TOLERANCES
TOTAL
TAP-TAP
DELAY (ns)
DELAY (ns)
3.0
±
0.5*
0.75
±
0.4
4.0
±
0.5*
1.0
±
0.5
6.0
±
0.5*
1.5
±
0.7
8.0
±
0.5*
2.0
±
0.8
10.0
±
0.5*
2.5
±
1.0
16.0
±
0.7*
4.0
±
1.3
25.0
±
1.0
5.0
±
1.4
50.0
±
1.0
10.0
±
1.5
100.0
±
2.0
20.0
±
2.0
250.0
±
5.0
50.0
±
5.0
500.0
±
10
100
±
10
1000
±
20
200
±
20
3500
±
70
700
±
70
Rec’d Max
Frequency
41.7 MHz
37.0 MHz
31.2 MHz
25.0 MHz
22.2 MHz
8.33 MHz
13.3 MHz
6.67 MHz
3.33 MHz
1.33 MHz
0.67 MHz
0.33 MHz
0.10 MHz
INPUT RESTRICTIONS
Absolute Max
Rec’d Min
Frequency
Pulse Width
166.7 MHz
12.0 ns
166.7 MHz
13.5 ns
166.7 MHz
16.0 ns
166.7 MHz
20.0 ns
125.0 MHz
22.5 ns
133.3 MHz
30.0 ns
66.7 MHz
37.5 ns
33.3 MHz
75.0 ns
16.7 MHz
150 ns
6.67 MHz
375 ns
3.33 MHz
750 ns
1.67 MHz
1500 ns
0.48 MHz
5250 ns
Absolute Min
Pulse Width
3.00 ns
3.00 ns
3.00 ns
3.00 ns
4.00 ns
6.00 ns
7.50 ns
15.0 ns
30.0 ns
75.0 ns
150 ns
300 ns
1050 ns
2005
Data Delay Devices
* Total delay referenced to Tap1 output; Input-to-Tap1 = 5.0ns
±
1.0ns
NOTE: Any dash number between .75 and 700 not shown is also available as standard.
Doc #05002
5/8/2006
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1

3D7225G-75 Related Products

3D7225G-75 3D7225S-75 3D7225-75 3D7225H-75 3D7225Z-75 3D7225K-75 3D7225M-75
Description Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDSO14, GULL WING, 14 PIN Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDSO16, SOL-16 Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDIP14, DIP-14 Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDSO8, GULL WING, 8 PIN Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDSO8, SOIC-8 Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDIP14, DIP-14 Silicon Delay Line, Programmable, 1-Func, 5-Tap, True Output, CMOS, PDIP8, DIP-8
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
Parts packaging code SOIC SOIC DIP SOIC SOIC DIP DIP
package instruction GULL WING, 14 PIN SOL-16 DIP-14 GULL WING, 8 PIN SOIC-8 DIP-14 DIP,
Contacts 14 16 14 8 8 14 8
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant
series CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Input frequency maximum value (fmax) 0.48 MHz 33.3 MHz 0.48 MHz 166.7 MHz 66.7 MHz 166.7 MHz 166.7 MHz
JESD-30 code R-PDSO-G14 R-PDSO-G16 R-PDIP-T14 R-PDSO-G8 R-PDSO-G8 R-PDIP-T14 R-PDIP-T8
length 19.305 mm 10.335 mm 19.305 mm 9.46 mm 4.88 mm 19.305 mm 9.65 mm
Logic integrated circuit type SILICON DELAY LINE SILICON DELAY LINE SILICON DELAY LINE SILICON DELAY LINE SILICON DELAY LINE SILICON DELAY LINE SILICON DELAY LINE
Number of functions 1 1 1 1 1 1 1
Number of taps/steps 5 5 5 5 5 5 5
Number of terminals 14 16 14 8 8 14 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Output polarity TRUE TRUE TRUE TRUE TRUE TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP DIP SOP SOP DIP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE IN-LINE SMALL OUTLINE SMALL OUTLINE IN-LINE IN-LINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
programmable delay line YES YES YES YES YES YES YES
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.59 mm 2.71 mm 4.58 mm 4.59 mm 1.82 mm 4.58 mm 4.58 mm
Maximum supply voltage (Vsup) 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES NO YES YES NO NO
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING THROUGH-HOLE GULL WING GULL WING THROUGH-HOLE THROUGH-HOLE
Terminal pitch 2.54 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm 2.54 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Total delay nominal (td) 3500 ns 50 ns 3500 ns 6 ns 25 ns 4 ns 4 ns
width 7.62 mm 7.51 mm 7.62 mm 7.62 mm 3.91 mm 7.62 mm 7.62 mm
Base Number Matches 1 1 1 1 1 1 1
Key points on designing PCB layout and production
[backcolor=rgb(222, 240, 251)]【Jie Duo Bang PCB】The ultimate goal of PCB layout is to make it applicable and produced, and then become a formal and effective product, and the layout work is considered...
jdbpcb00 PCB Design
100 Questions About Batteries: Basic Knowledge About Batteries
Download electronic documents!...
tonytong MCU
Msp430f149 calls ucgui function to drive TFT to display pictures
I am currently learning ucgui. I have read a lot of information online about how to use STM32 to call ucgui to display images on TFT. I want to learn uvgui on the MSP430F149 learning board, but that t...
扫把鑫 Microcontroller MCU
Visionray ZYNQ Development Board-ZingSK Entry-level Design--Hello_led
[b][font=arial,helvetica,sans-serif][color=#ff0000]Experimental Overview[/color][/font][/b][align=left][color=#333333][font=arial,helvetica,sans-serif]The ZingSK development kit is a development platf...
zingsoc FPGA/CPLD
Final push
[i=s]This post was last edited by paulhyde on 2014-9-15 09:04[/i] We are going to the battlefield tomorrow. How are you all preparing? Come out and share your experiences....
和而不同 Electronics Design Contest
What does CEPC mean in platform builder?
It is put together with Emulation, but I don’t know what it is. Please tell me, thank you....
dzkuchun Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2172  542  272  1009  1970  44  11  6  21  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号