EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962R8752501BDA

Description
IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERPACK-14, FF/Latch
Categorylogic    logic   
File Size168KB,8 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

5962R8752501BDA Overview

IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERPACK-14, FF/Latch

5962R8752501BDA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionDFP, FL14,.3
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-GDFP-F14
JESD-609 codee0
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
MaximumI(ol)0.024 A
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Encapsulate equivalent codeFL14,.3
Package shapeRECTANGULAR
Package formFLATPACK
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Sup14 ns
propagation delay (tpd)12 ns
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
Maximum seat height2.032 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb) - hot dipped
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width6.2865 mm
minfmax85 MHz
Base Number Matches1

5962R8752501BDA Related Products

5962R8752501BDA 5962-8752501MCA 5962R8752501B2A 5962R8752501BCA 5962-8752501SCA 54ACT74MDA
Description IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP14, CERPACK-14, FF/Latch IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14, FF/Latch IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20, FF/Latch IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14, FF/Latch IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAMIC, DIP-14, FF/Latch IC ACT SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, UUC14, DIE, FF/Latch
package instruction DFP, FL14,.3 DIP, DIP14,.3 QCCN, LCC20,.35SQ DIP, DIP14,.3 DIP, DIP14,.3 DIE,
Reach Compliance Code unknown unknow unknow unknown unknown unknown
series ACT ACT ACT ACT ACT ACT
JESD-30 code R-GDFP-F14 R-GDIP-T14 S-CQCC-N20 R-GDIP-T14 R-GDIP-T14 R-XUUC-N14
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Number of digits 1 1 1 1 1 1
Number of functions 2 2 2 2 2 2
Number of terminals 14 14 20 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED UNSPECIFIED
encapsulated code DFP DIP QCCN DIP DIP DIE
Package shape RECTANGULAR RECTANGULAR SQUARE RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLATPACK IN-LINE CHIP CARRIER IN-LINE IN-LINE UNCASED CHIP
propagation delay (tpd) 12 ns 14 ns 12 ns 12 ns 12 ns 12 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES NO YES NO NO YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal form FLAT THROUGH-HOLE NO LEAD THROUGH-HOLE THROUGH-HOLE NO LEAD
Terminal location DUAL DUAL QUAD DUAL DUAL UPPER
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
minfmax 85 MHz 95 MHz 85 MHz 85 MHz 85 MHz 85 MHz
Base Number Matches 1 1 1 1 1 1
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible -
JESD-609 code e0 - e0 e0 e0 -
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF -
MaximumI(ol) 0.024 A 0.024 A 0.024 A 0.024 A 0.024 A -
Encapsulate equivalent code FL14,.3 DIP14,.3 LCC20,.35SQ DIP14,.3 DIP14,.3 -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
power supply 5 V 5 V 5 V 5 V 5 V -
Filter level 38535Q/M;38534H;883B MIL-STD-883 38535Q/M;38534H;883B 38535Q/M;38534H;883B MIL-PRF-38535 Class S -
Maximum seat height 2.032 mm 5.08 mm 1.905 mm 5.08 mm 5.08 mm -
Terminal surface Tin/Lead (Sn/Pb) - hot dipped - Tin/Lead (Sn/Pb) - hot dipped Tin/Lead (Sn/Pb) - hot dipped Tin/Lead (Sn/Pb) - hot dipped -
Terminal pitch 1.27 mm 2.54 mm 1.27 mm 2.54 mm 2.54 mm -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
width 6.2865 mm 7.62 mm 8.89 mm 7.62 mm 7.62 mm -
How to connect the power protection circuit
The controller uses 24V and 5V switching power supplies. In order to prevent users from mistakenly connecting 24V to 5V, how to add a protection circuit? Can it be achieved by adding a 5.1V voltage re...
桂花蒸 Analog electronics
Design and production of power supply protection circuit system
In order to facilitate various circuit experiments in the laboratory, the laboratory power supply system should have the following functions: DC regulated voltage source with fixed output voltages of ...
fish001 Analogue and Mixed Signal
Main features of DC power distribution system  
Main features of   DC power distribution system The advanced module design of   the rack -embedded DC power system makes the entire system very small, but it can provide enough power to meet the requi...
czf0408 Power technology
NE568AN No demodulated signal output
[i=s] This post was last edited by dontium on 2015-1-23 12:50 [/i] Hello everyone! I need help with the FM demodulation problem of NE568AN: 1. FM modulation parameters are as follows: center frequency...
jys031006 Analogue and Mixed Signal
Please advise on the PVD interrupt problem of STM32F103ZET6
The low voltage interrupt of ZET6 cannot enter the interrupt now. I have read a lot of information on the Internet, but it still cannot enter the interrupt. Neither rising nor falling can enter the in...
李俊锋 stm32/stm8
EEWORLD University Hall----Live Replay: Renesas Electronics' RL78/L1A Series Microcontrollers with Built-in Analog Front End for Blood Glucose Meter Applications
Live replay: Renesas Electronics' RL78/L1A series microcontrollers with built-in analog front end for blood glucose meter applications : https://training.eeworld.com.cn/course/4584...
hi5 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2428  1442  2149  2832  2175  49  30  44  58  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号