531BA639M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531BA639M000DGR

531BA639M000DGR: DescriptionLVDS Output Clock Oscillator, 639MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BA639M000DGR Overview

LVDS Output Clock Oscillator, 639MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA639M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	639 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electronic regulator basic circuit

Structure of air conditioner horizontal air deflector drive motor and circuit

Sample and hold circuit diagram

TDA2007 power amplifier circuit

Magnetic switch circuit using Hall integrated circuit SAS251

Electrical properties of ultrasonic sensors

isd4002 can't find thoughts: I recently built an isd4002 circuit. It has been nearly 50 days and I still can't debug it successfully. I wonder if any great man can give me some advice, haha~~. As for the program, it only has one ...; ienglgge MCU

Can you help me figure out why the CAN2 port cannot receive interrupts?: I use STM32F105 for CAN communication, and both CAN ports are used. CAN1 uses FIFO0, and CAN2 uses FIFO1. After receiving data, the interrupt processing is entered, but I can only enter the CAN1 recei...; trueve stm32/stm8

485 communication problem, puzzled: [color=#000][font=宋体][size=13px]Is there anyone who knows more about 485 communication? I would like to ask a question. [/size][/font][/color] [color=#000][font=宋体][size=13px]After debugging, 485 can ...; further_away stm32/stm8

【Share DIY】I am a bird, I am angry: [i=s]This post was last edited by suoma on 2017-10-20 22:32[/i] I saw a post on the forum two days ago. Coincidentally, I just saw it on other forums. Then I replied to the link of other forums and re...; suoma DIY/Open Source Hardware

Switching Power Supply Design Second Edition Zhang Zhiqiang: Switching Power Supply Design Second Edition Zhang Zhiqiang Edition, my own collection...; 饭儿 Power technology

Please help me download STM32CubeF1 1.6.0: [url]http://www.st.com/content/st_com/en/products/embedded-software/mcus-embedded-software/stm32-embedded-software/stm32cube-embedded-software/stm32cubef1.html[/url] The current version is 1.6.0. If a...; lyzhangxiang stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components