IDT72831L15TFI9 datasheet, PDF

Datasheet> All Categories > storage> storage> IDT72831L15TFI9

IDT72831L15TFI9: DescriptionFIFO, 2KX9, 10ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64; Categorystorage storage; File Size208KB，16 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT72831L15TFI9 Overview

FIFO, 2KX9, 10ns, Synchronous, CMOS, PQFP64, SLIM, TQFP-64

IDT72831L15TFI9 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	QFP
package instruction	SLIM, TQFP-64
Contacts	64
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	10 ns
period time	15 ns
JESD-30 code	S-PQFP-G64
JESD-609 code	e0
length	10 mm
memory density	18432 bit
memory width	9
Humidity sensitivity level	3
Number of functions	2
Number of terminals	64
word count	2048 words
character code	2000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	2KX9
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN LEAD
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	20
width	10 mm
Base Number Matches	1

Preview

Download Datasheet

View All

DUAL CMOS SyncFIFO™

DUAL 256 x 9, DUAL 512 x 9,

DUAL 1,024 x 9, DUAL 2,048 x 9,

DUAL 4,096 x 9, DUAL 8,192 x 9

IDT72801

IDT72811

IDT72821

IDT72831

IDT72841

IDT72851

FEATURES:

•

The IDT72801 is equivalent to two IDT72201 256 x 9 FIFOs

The IDT72811 is equivalent to two IDT72211 512 x 9 FIFOs

The IDT72821 is equivalent to two IDT72221 1,024 x 9 FIFOs

The IDT72831 is equivalent to two IDT72231 2,048 x 9 FIFOs

The IDT72841 is equivalent to two IDT72241 4,096 x 9 FIFOs

The IDT72851 is equivalent to two IDT72251 8,192 x 9 FIFOs

Offers optimal combination of large capacity, high speed,

design flexibility and small footprint

Ideal for prioritization, bidirectional, and width expansion

applications

10 ns read/write cycle time for the IDT72801/72811/72821/72831/

72841 (excluding the IDT72851)

15 ns read/write cycle time for the IDT72851

Separate control lines and data lines for each FIFO

Separate Empty, Full, Programmable Almost-Empty and Almost-

Full flags for each FIFO

Enable puts output data lines in high-impedance state

Space-saving 64-pin Thin Quad Flat Pack (TQFP) and Slim Thin

Quad Flatpack (STQFP)

Industrial temperature range (–40°C to +85°C) is available

DESCRIPTION:

The IDT72801/72811/72821/72831/72841/72851 are dual synchronous

(clocked) FIFOs. The device is functionally equivalent to two IDT72201/72211/

72221/72231/72241/72251 FIFOs in a single package with all associated

control, data, and flag lines assigned to separate pins.

Each of the two FIFOs (designated FIFO A and FIFO B) contained in the

IDT72801/72811/72821/72831/72841/72851 has a 9-bit input data port (DA0

- DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8, QB0 - QB8). Each

input port is controlled by a free-running clock (WCLKA, WCLKB), and two Write

Enable pins (WENA1, WENA2,

WENB1,

WENB2). Data is written into each of

the two arrays on every rising clock edge of the Write Clock (WCLKA, WCLKB)

when the appropriate write enable pins are asserted.

The output port of each FIFO bank is controlled by its associated clock pin

(RCLKA, RCLKB) and two Read Enable pins (RENA1,

RENA2, RENB1,

RENB2).

The Read Clock can be tied to the Write Clock for single clock operation

or the two clocks can run asynchronous of one another for dual clock operation.

An Output Enable pin (OEA,

OEB)

is provided on the read port of each FIFO

for three-state output control.

Each of the two FIFOs has two fixed flags, Empty (EFA,

EFB)

and Full (FFA,

FFB).

Two programmable flags, Almost-Empty (PAEA,

PAEB)

and Almost-Full

(PAFA,

PAFB),

are provided for each FIFO bank to improve memory utilization.

If not programmed, the programmable flags default to empty+7 for

PAEA

and

PAEB,

and full-7 for

PAFA

and

PAFB.

The IDT72801/72811/72821/72831/72841/72851 architecture lends itself

to many flexible configurations such as:

• 2-level priority data buffering

• Bidirectional operation

• Width expansion

• Depth expansion

These FIFOs is fabricated using IDT's high-performance submicron

CMOS technology.

FUNCTIONAL BLOCK DIAGRAM

WCLKA

WENA1

WENA2

DA0 - DA8

EFA

PAEA

PAFA

LDA

FFA

WCLKB

WENB1

WENB2

DB0 - DB8

LDB

INPUT REGISTER

OFFSET REGISTER

FLAG

LOGIC

INPUT REGISTER

OFFSET REGISTER

EFB

PAEB

PAFB

FFB

WRITE CONTROL

LOGIC

RAM ARRAY

256 x 9, 512 x 9,

1024 x 9, 2048 x 9,

4096 x 9, 8192 x 9

WRITE CONTROL

LOGIC

RAM ARRAY

256 x 9, 512 x 9,

1024 x 9, 2048 x 9,

4096 x 9, 8192 x 9

FLAG

LOGIC

WRITE POINTER

READ POINTER

WRITE POINTER

READ POINTER

READ CONTROL

LOGIC

READ CONTROL

LOGIC

OUTPUT REGISTER

RESET LOGIC

OUTPUT REGISTER

RSA

OEA

QA0 - QA8

RCLKA

RENA1

RENA2

RSB

OEB

QB0 - QB8

RCLKB

RENB1

RENB2

3034 drw 01

IDT, IDT logo and the

SyncFIFO

logo are trademarks of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE



APRIL 2001

DSC-3034/2

Recommended Resources

Gas-sensitive alarm circuit three

Motor winding judgment circuit

inhibit gate circuit

Photoelectric isolation pulse amplifier circuit diagram

Transistor UHF Tuner Circuit

0-12V adjustable voltage stabilizing circuit

MSP430 FLASH Question: The following display of IAR compiler shows that the FLASH program occupies 8 884 bytes, right? Then it can also be said that it is less than 9K, right?8 884 bytes of CODE memory788 bytes of CONST mem...; lingqiang0123 Microcontroller MCU

EEWORLD University ---- Arria V GZ's broadband interface: with PCIe Gen 3 hard core IP: Broadband Interfaces for Arria V GZ: with PCIe Gen 3 Hard IP : https://training.eeworld.com.cn/course/2127Arria V GZ Broadband Interfaces: Featuring PCIe Gen 3 Hard IP...; chenyy FPGA/CPLD

Who's not asleep? Let's chat~: This train sleeper is only suitable for people who are less than 1.7m long when lying down, less than 0.5m wide when sitting, less than 0.8m tall when sitting, and can sleep even during an earthquake....; astwyg Talking

How can I get points on the eeworld forum? I'm a beginner and I can't answer many questions, so I can't get points, but my points are almost used up...: How can I get points on the eeworld forum? I'm a beginner and I can't answer many questions, so I can't get points, but my points are almost used up......; 030221030 Embedded System

How does VxWorks support Java?: Asking for advice: I want to do Java development under vxworks, but I wonder if it will work? I heard that vxworks6.4+workbench can do it, but there is no information about it. I hope experts can give...; sshhww_1 Real-time operating system RTOS

Problems with fast data reception under wince: I have been in contact with wince for two months. Now I am writing a wince serial port program. The basic requirement is to achieve fast and stable reception of large amounts of data. I wrote a synchr...; 应该怎么起名 ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components