EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9659301QRC

Description
Bus Driver, ACT Series, 1-Func, 8-Bit, Inverted Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20
Categorylogic    logic   
File Size89KB,4 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962R9659301QRC Overview

Bus Driver, ACT Series, 1-Func, 8-Bit, Inverted Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20

5962R9659301QRC Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP,
Contacts20
Reach Compliance Codeunknown
Other featuresWITH DUAL OUTPUT ENABLE
seriesACT
JESD-30 codeR-CDIP-T20
JESD-609 codee4
Logic integrated circuit typeBUS DRIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityINVERTED
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)13 ns
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
width7.62 mm
Base Number Matches1
Summary of experience in selecting operational amplifiers
Operational amplifiers (op amps) are the cornerstone of the entire analog circuit design. Choosing an appropriate amplifier is crucial to achieving system design specifications. Considerations: 1. Op ...
fish001 Analogue and Mixed Signal
Clock module of MSP430G2553 microcontroller
[size=4]In MSP430 microcontroller, one clock cycle = the inverse of the MCLK crystal oscillator. If MCLK is 8MHz, then one clock cycle is 1/8us. [/size] [size=4] [/size] [size=4]One machine cycle = on...
Aguilera Microcontroller MCU
MSP430AD sampling control PWM duty cycle as a voltage source
My idea is to use: AD sampled voltage 0x7ce/AD reference voltage = PWM duty cycle x/PWM period if (ADC12MEM0 > 0x7CE) x = x - 5; else x=160; if (ADC12MEM0 < 0x7CE) x = x + 5; else x=160; But it doesn'...
刘123 Power technology
Verilog method to achieve arbitrary duty cycle and arbitrary frequency division
Although the frequency division program is simple, I think it is an inevitable stage of learning to go from the simple to the difficult, and we will naturally grow up slowly. So if you have time, ever...
笑溜溜 FPGA/CPLD
【Renesas R7F0C80212】Friends, come and listen to a familiar song~
[i=s]This post was last edited by 410023626 on 2014-9-10 13:33[/i] Let's see the effect first, let's play a brainwashing song "Little Apple", the video from Tudou.com [media=x,500,375]http://www.tudou...
410023626 Renesas Electronics MCUs
UCOS-II for 51 series microcontrollers
UCOS-II for 51 series microcontrollers...
lorant Real-time operating system RTOS

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2404  2140  492  302  1014  49  44  10  7  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号