IS61VPS102418A-200TQ datasheet, PDF

Datasheet> All Categories > storage> storage> IS61VPS102418A-200TQ

IS61VPS102418A-200TQ: DescriptionCache SRAM, 1MX18, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100; Categorystorage storage; File Size298KB，35 Pages; ManufacturerABLIC

Download Datasheet Parametric View All

IS61VPS102418A-200TQ Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	IS61VPS102418A-200TQ	-	-	View	Buy Now

IS61VPS102418A-200TQ Overview

Cache SRAM, 1MX18, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, LQFP-100

IS61VPS102418A-200TQ Parametric

Parameter Name	Attribute value
Maker	ABLIC
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	unknown
ECCN code	3A991.B.2.A
JESD-30 code	R-PQFP-G100
length	20 mm
memory density	18874368 bit
Memory IC Type	CACHE SRAM
memory width	18
Number of functions	1
Number of terminals	100
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX18
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	2.625 V
Minimum supply voltage (Vsup)	2.375 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

IS61VPS25672A IS61LPS25672A

IS61VPS51236A IS61LPS51236A

IS61VPS102418A IS61LPS102418A

256K x 72, 512K x 36, 1024K x 18

18Mb SYNCHRONOUS PIPELINED,

SINGLE CYCLE DESELECT STATIC RAM

FEATURES

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and

control

• Burst sequence control using MODE input

• Three chip enable option for simple depth

expansion and address pipelining

• Common data inputs and data outputs

• Auto Power-down during deselect

• Single cycle deselect

• Snooze MODE for reduced-power standby

• JTAG Boundary Scan for PBGA package

• Power Supply

LPS: V

3.3V + 5%, V

DDQ

3.3V/2.5V + 5%

VPS: V

2.5V + 5%, V

DDQ

2.5V + 5%

• JEDEC 100-Pin TQFP, 119-ball PBGA, 165-ball

PBGA, and 209-ball (x72) packages

• Lead-free available

JANUARY 2010

DESCRIPTION

The

ISSI

IS61LPS/VPS51236A, IS61LPS/VPS102418A,

and IS61LPS/VPS25672A are high-speed, low-power syn-

chronous static RAMs designed to provide burstable, high-

performance memory for communication and networking

applications. The IS61LPS/VPS51236A is organized as

524,288 words by 36 bits, the IS61LPS/VPS102418A is

organized as 1,048,576 words by 18 bits, and the IS61LPS/

VPS25672A is organized as 262,144 words by 72 bits.

Fabricated with

ISSI

's advanced CMOS technology, the

device integrates a 2-bit burst counter, high-speed SRAM

core, and high-drive capability outputs into a single mono-

lithic circuit. All synchronous inputs pass through regis-

ters controlled by a positive-edge-triggered single clock

input.

Write cycles are internally self-timed and are initiated by

the rising edge of the clock input. Write cycles can be one

to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written.

The byte write operation is performed by using the byte

write enable (BWE) input combined with one or more

individual byte write signals (BWx). In addition, Global

Write (GW) is available for writing all bytes at one time,

regardless of the byte write controls.

Bursts can be initiated with either

ADSP

(Address Status

Processor) or

ADSC

(Address Status Cache Controller)

input pins. Subsequent burst addresses can be generated

internally and controlled by the

ADV

(burst address

advance) input pin.

The mode pin is used to select the burst sequence order,

Linear burst is achieved when this pin is tied LOW.

Interleave burst is achieved when this pin is tied HIGH or

left floating.

FAST ACCESS TIME

Symbol

Parameter

Clock Access Time

Cycle Time

Frequency

250

2.6

250

200

3.1

200

Units

MHz

Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability

arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any

published information and before placing orders for products.

Integrated Silicon Solution, Inc. — 1-800-379-4774

Rev. M

01/10/2010

Recommended Resources

BX1 series AC arc welding machine circuit

Circuit connection diagram between TC35I and microcontroller

Water level sensor and controller circuit diagram

Electrical control circuit of C620 lathe

Circuit diagram of electronic ignition with double protection

motorcycle battery charger

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components