HY57V56820FT-6I datasheet, PDF

Datasheet> All Categories > storage> storage> HY57V56820FT-6I

HY57V56820FT-6I: DescriptionSynchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54; Categorystorage storage; File Size2MB，46 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HY57V56820FT-6I Overview

Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54

HY57V56820FT-6I Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	TSOP2
package instruction	TSOP2, TSOP54,.46,32
Contacts	54
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5.4 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G54
length	22.22 mm
memory density	268435456 bit
Memory IC Type	SYNCHRONOUS DRAM
memory width	8
Number of functions	1
Number of ports	1
Number of terminals	54
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	32MX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP54,.46,32
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.194 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.001 A
Maximum slew rate	0.1 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm
Base Number Matches	1

Preview

Download Datasheet

View All

256Mb Synchronous DRAM based on 8M x 4Bank x8 I/O

256M (32Mx8bit) Hynix SDRAM

Memory

Memory Cell Array

- Organized as 4banks of 8,388,608 x 8

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for

use of circuits described. No patent licenses are implied.

Rev 1.0 / Sep. 2006

111

Synchronous DRAM Memory 256Mbit

HY57V56820F(L)T(P) Series

DESCRIPTION

The Hynix Synchronous DRAM is suited for advaced-consumer application which use the batteries such as Image dis-

player application (Digital still camera etc.) and portable applications (portable multimedia player and portable audio

player). Also, Hynix SDRAMs is used high-speed consumer applications. Short for Hynix Synchronous DRAM, a type of

DRAM that can run at much higher clock speeds memory.

The Hynix HY57V56820F(L)T(P)-xI Synchronous DRAM is 268,435,456bit CMOS Synchronous DRAM, ideally suited for

the consumer memory applications which requires large memory density and high bandwidth. It is organized as 4banks

of 8,388,608 x 8 I/O.

Synchronous DRAM is a type of DRAM which operates in synchronization with input clock. The Hynix Synchronous

DRAM latch each control signal at the rising edge of a basic input clock (CLK) and input/output data in synchronization

with the input clock (CLK). The address lines are multiplexed with the Data Input/ Output signals on a multiplexed x8

Input/ Output bus. All the commands are latched in synchronization with the rising edge of CLK.

The Synchronous DRAM provides for programmable read or write Burst length of Programmable burst lengths: 1, 2, 4,

8 locations or full page. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is

initiated at the end of the burst access. The Synchronous DRAM uses an internal pipelined architecture to achieve

high-speed operation. This architecture is compartible with the 2n rule of prefetch architectures, but it also allows the

column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one

bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed,

randon-access operation.

Read and write accesses to the Hynix Synchronous DRAM are burst oriented;

accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command.

The address bits registered coincident with the ACTIVE command are used to select the bank and the row to be

accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and

the starting column location for the burst access.

All inputs are LVTTL compatible. Devices will have a V

and V

DDQ

supply of 3.3V (nominal).

Rev 1.0 / Sep. 2006

HY57V56820FT-6I Related Products

	HY57V56820FT-6I	HY57V56820FTP-6I	HY57V56820FLT-HI	HY57V56820FT-HI	HY57V56820FTP-HI	HY57V56820FLTP-HI	HY57V56820FLT-6I	HY57V56820FLTP-6I
Description	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-54	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-54	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-54	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, TSOP2-54	Synchronous DRAM, 32MX8, 5.4ns, CMOS, PDSO54, 0.875 X 0.400 INCH, 0.80 MM PITCH, LEAD FREE, TSOP2-54
Maker	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2
package instruction	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2,	TSOP2, TSOP54,.46,32
Contacts	54	54	54	54	54	54	54	54
Reach Compliance Code	compliant	unknown	compliant	compliant	unknown	compliant	unknown	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	5.4 ns	5.4 ns	5.4 ns	5.4 ns	5.4 ns	5.4 ns	5.4 ns	5.4 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
JESD-30 code	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54
length	22.22 mm	22.22 mm	22.22 mm	22.22 mm	22.22 mm	22.22 mm	22.22 mm	22.22 mm
memory density	268435456 bit	268435456 bit	268435456 bit	268435456 bit	268435456 bit	268435456 bit	268435456 bit	268435456 bit
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
memory width	8	8	8	8	8	8	8	8
Number of functions	1	1	1	1	1	1	1	1
Number of ports	1	1	1	1	1	1	1	1
Number of terminals	54	54	54	54	54	54	54	54
word count	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words	33554432 words
character code	32000000	32000000	32000000	32000000	32000000	32000000	32000000	32000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
organize	32MX8	32MX8	32MX8	32MX8	32MX8	32MX8	32MX8	32MX8
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.194 mm	1.194 mm	1.194 mm	1.194 mm	1.194 mm	1.194 mm	1.194 mm	1.194 mm
self refresh	YES	YES	YES	YES	YES	YES	YES	YES
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
width	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm
Is it lead-free?	Contains lead	Lead free	Contains lead	Contains lead	Lead free	Lead free	-	Lead free
Is it Rohs certified?	incompatible	conform to	incompatible	incompatible	conform to	conform to	-	conform to
Maximum clock frequency (fCLK)	166 MHz	166 MHz	133 MHz	133 MHz	133 MHz	133 MHz	-	166 MHz
I/O type	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON	-	COMMON
interleaved burst length	1,2,4,8	1,2,4,8	1,2,4,8	1,2,4,8	1,2,4,8	1,2,4,8	-	1,2,4,8
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	-	3-STATE
Encapsulate equivalent code	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32	-	TSOP54,.46,32
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	260	NOT SPECIFIED	NOT SPECIFIED	260	260	-	260
power supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	-	3.3 V
refresh cycle	8192	8192	8192	8192	8192	8192	-	8192
Continuous burst length	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	-	1,2,4,8,FP
Maximum standby current	0.001 A	0.001 A	0.001 A	0.001 A	0.001 A	0.001 A	-	0.001 A
Maximum slew rate	0.1 mA	0.1 mA	0.09 mA	0.09 mA	0.09 mA	0.09 mA	-	0.1 mA
Maximum time at peak reflow temperature	NOT SPECIFIED	20	NOT SPECIFIED	NOT SPECIFIED	20	20	-	20

Recommended Resources

Capacitive proximity switch circuit

Novel timer circuit circuit diagram

Square root circuit diagram composed of divider DIV100

Photodiode circuit in silicon controlled variable frequency synchronous starter

Constant current timing charging circuit

1Hz～100kHz square wave-triangular wave oscillator

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components