EEWORLDEEWORLDEEWORLD

Part Number

Search

74AHCT2G32DP-Q100

Description
OR Gate, AHCT/VHCT/VT Series, 2-Func, 2-Input, CMOS, PDSO8
Categorylogic    logic   
File Size158KB,14 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74AHCT2G32DP-Q100 Overview

OR Gate, AHCT/VHCT/VT Series, 2-Func, 2-Input, CMOS, PDSO8

74AHCT2G32DP-Q100 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNexperia
package instructionTSSOP,
Reach Compliance Codecompliant
Is SamacsysN
seriesAHCT/VHCT/VT
JESD-30 codeS-PDSO-G8
length3 mm
Logic integrated circuit typeOR GATE
Humidity sensitivity level1
Number of functions2
Number of entries2
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Package shapeSQUARE
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)10 ns
Filter levelAEC-Q100
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3 mm
Base Number Matches1
74AHC2G32-Q100;
74AHCT2G32-Q100
Dual 2-input OR gate
Rev. 2 — 1 December 2015
Product data sheet
1. General description
The 74AHC2G32-Q100; 74AHCT2G32-Q100 are high-speed Si-gate CMOS devices.
They provide two 2-input OR gates.
The AHC device has CMOS input switching levels and supply voltage range 2 V to 5.5 V.
The AHCT device has TTL input switching levels and supply voltage range 4.5 V to 5.5 V.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Symmetrical output impedance
High noise immunity
Low power dissipation
Balanced propagation delays
Multiple package options
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74AHC2G32DP-Q100
74AHCT2G32DP-Q100
74AHC2G32DC-Q100
74AHCT2G32DC-Q100
74AHC2G32GD-Q100
74AHCT2G32GD-Q100
40 C
to +125
C
XSON8
40 C
to +125
C
VSSOP8
40 C
to +125
C
TSSOP8
Description
plastic thin shrink small outline package; 8 leads;
body width 3 mm; lead length 0.5 mm
plastic very thin shrink small outline package;
8 leads; body width 2.3 mm
plastic extremely thin small outline package; no
leads; 8 terminals; body 3
2
0.5 mm
Version
SOT505-2
SOT765-1
SOT996-2
Type number

74AHCT2G32DP-Q100 Related Products

74AHCT2G32DP-Q100 74AHCT2G32GD-Q100 74AHCT2G32DC-Q100 74AHC2G32DP-Q100 74AHC2G32DC-Q100
Description OR Gate, AHCT/VHCT/VT Series, 2-Func, 2-Input, CMOS, PDSO8 OR Gate, AHCT/VHCT/VT Series, 2-Func, 2-Input, CMOS, PDSO8 OR Gate, AHCT/VHCT/VT Series, 2-Func, 2-Input, CMOS, PDSO8 OR Gate, AHC/VHC/H/U/V Series, 2-Func, 2-Input, CMOS, PDSO8 OR Gate, AHC/VHC/H/U/V Series, 2-Func, 2-Input, CMOS, PDSO8
Maker Nexperia Nexperia Nexperia Nexperia Nexperia
package instruction TSSOP, VSON, VSSOP, 3 MM, PLASTIC, SOT505-2, TSSOP-8 VSSOP,
Reach Compliance Code compliant compliant compliant compliant compliant
series AHCT/VHCT/VT AHCT/VHCT/VT AHCT/VHCT/VT AHC/VHC/H/U/V AHC/VHC/H/U/V
JESD-30 code S-PDSO-G8 R-PDSO-N8 R-PDSO-G8 S-PDSO-G8 R-PDSO-G8
length 3 mm 3 mm 2.3 mm 3 mm 2.3 mm
Logic integrated circuit type OR GATE OR GATE OR GATE OR GATE OR GATE
Number of functions 2 2 2 2 2
Number of entries 2 2 2 2 2
Number of terminals 8 8 8 8 8
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP VSON VSSOP TSSOP VSSOP
Package shape SQUARE RECTANGULAR RECTANGULAR SQUARE RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
propagation delay (tpd) 10 ns 10 ns 10 ns 14.5 ns 14.5 ns
Filter level AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100 AEC-Q100
Maximum seat height 1.1 mm 0.5 mm 1 mm 1.1 mm 1 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal form GULL WING NO LEAD GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.5 mm 0.5 mm 0.65 mm 0.5 mm
Terminal location DUAL DUAL DUAL DUAL DUAL
width 3 mm 2 mm 2 mm 3 mm 2 mm
Base Number Matches 1 1 1 1 1
Is it Rohs certified? conform to - - conform to conform to
Is Samacsys N N N - -
Humidity sensitivity level 1 - - 1 1
Peak Reflow Temperature (Celsius) 260 - - 260 260
Maximum time at peak reflow temperature 30 - - 30 30
【Me and WEBENCH】Comparison of theoretical and actual efficiency of LM2676-5 with 2A load
[size=3]First, Background Description[/size] LM2676 has multiple models with adjustable output and fixed output. Here we use a fixed 5V output model. The switching power supply composed of LM2676 inpu...
digitaltek Analogue and Mixed Signal
EEWORLD University ---- Infineon Technologies —— Solar Power Generation
Infineon Technologies - Solar Power Generation : https://training.eeworld.com.cn/course/1961Infineon Technologies - Solar Power...
chenyy Power technology
Optimization of ZDO layer
1. Assoc optimization. When a node initiates an AssocReq request to a coordinator or router, the coordinator or router will receive the AssocInd message and return an AssocRsp. If the address assigned...
罗菜鸟 RF/Wirelessly
Port reuse problem
I am a newbie and want to do some experiments with the FPGA board at school. I have three modules in a FBGA. One of them is selected by the address signal. They are all eight bits. If I want to multip...
sucuiqin Embedded System
Within the power range of the sampling resistor, what causes the sampling resistor to heat up?
[color=#000]When debugging the circuit, I found that when the current flowing through the sampling resistor is 3A, the circuit runs for a while and I feel hot to the touch. The resistor is 2512 packag...
pengbiao1210 Power technology
Huawei's classic internal FPGA timing documentation---Methods for FPGA input delay constraints
[font=宋体][size=18px]This video abandons complex theories and analyzes various situations according to the actual engineering situation. Just choose the correct situation and then constrain it. [/size]...
PKJIE吴 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1939  1601  1306  92  907  40  33  27  2  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号