EEWORLDEEWORLDEEWORLD

Part Number

Search

ASM5I2304A-2H-08-ST

Description
PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8
Categorylogic    logic   
File Size301KB,15 Pages
ManufacturerPulseCore Semiconductor Corporation
Download Datasheet Parametric View All

ASM5I2304A-2H-08-ST Overview

PLL Based Clock Driver, 2304 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, PDSO8, 0.150 INCH, SOIC-8

ASM5I2304A-2H-08-ST Parametric

Parameter NameAttribute value
package instruction0.150 INCH, SOIC-8
Reach Compliance Codeunknown
series2304
Input adjustmentSTANDARD
JESD-30 codeR-PDSO-G8
length4.9 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals8
Actual output times4
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.2 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
width3.91 mm
minfmax133 MHz
Base Number Matches1
September 2005
rev 1.4
3.3V Zero Delay Buffer
Features
Zero input - output propagation delay, adjustable
by capacitive load on FBK input.
Multiple configurations - Refer “ASM5P2304A
Configurations Table”.
Input frequency range: 15MHz to 133MHz
Multiple low-skew outputs.
Output-output skew less than 200pS.
Device-device skew less than 500pS.
Two banks of four outputs.
Less than 200pS Cycle-to-Cycle jitter
(-1, -1H, -2, -2H).
Available in space saving, 8 pin 150-mil SOIC
packages.
3.3V operation.
Advanced 0.35< CMOS technology.
Industrial temperature available.
ASM5P2304A
the REF pin. The PLL feedback is required to be driven to
FBK pin, and can be obtained from one of the outputs. The
input-to-output propagation delay is guaranteed to be less
than 250pS, and the output-to-output skew is guaranteed to
be less than 200pS.
The ASM5P2304A has two banks of two outputs each.
Multiple ASM5P2304A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
500pS.
The
ASM5P2304A
is
available
in
two
different
configurations (Refer “ASM5P2304A Configurations Table).
The ASM5P2304A-1 is the base part, where the output
frequencies equal the reference if there is no counter in the
feedback path. The ASM5P2304A-1H is the high-drive
version of the -1 and the rise and fall times on this device
are much faster.
The ASM5P2304A-2 allows the user to obtain REF and
1/2X or 2X frequencies on each output bank. The exact
configuration and output frequencies depend on which
output drives the feedback pin.
Functional Description
ASM5P2304A is a versatile, 3.3V zero-delay buffer
designed
to
distribute
high-speed
clocks
in
PC,
workstation, datacom, telecom and other high-performance
applications. It is available in 8 pin package. The part has
an on-chip PLL which locks to an input clock presented on
Block Diagram
FBK
CLKA1
REF
PLL
CLKA2
/2
Extra Divider (-2)
CLKB1
CLKB2
Alliance Semiconductor
2575 Augustine Drive
Santa Clara, CA
Tel: 408.855.4900
Fax: 408.855.4999
www.alsc.com
Notice: The information in this document is subject to change without notice.
Based on TI RFID multi-protocol chip and Microchip
In recent years, with the continuous development of microelectronics technology, semiconductor technology and integrated circuit technology are also developing rapidly. At present, IC cards have penet...
JasonYoo RF/Wirelessly
I am a newbie, and I need some information about infrared burglar alarm. I hope experts can help me. Thank you!!!
I am a newbie, and I'm looking for [design information of infrared burglar alarm]. I hope the experts can help me, thank you!!!If you have any, please email me at lijunchong@qq.com. I will be very gra...
lijunchong 51mcu
Asynchronous serial communication
I need urgent help from all the masters. Why do I always get overflow errors when reading information from the serial port? The value of UFSTAT1 is 0X100 (that is, the receive FIFO is full, but the am...
夏雨1985 Embedded System
The Xin version giveaway ends after one week
[i=s]This post was last edited by Xin Xin on 2017-12-3 23:44[/i] [b][color=#4169e1]This donation of old items will end next Sunday (i.e. 2017.12.10)[/color][/b] [size=5][color=#4169e1][b]This donation...
辛昕 Embedded System
C51 interrupt handling process
Note: Since the forwarded post was collected when I was browsing the web a long time ago, the author and source address are no longer traceable. Please forgive me! C51 interrupt handling process The C...
tonytong 51mcu
Razavi will come to Shanghai in June to talk about PLLs and SERDES
A lecture on PLLs and SERDES will be held in Shanghai on June 6-7. Is anyone going?...
emeidaxia Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1858  2751  2418  2364  814  38  56  49  48  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号