570BILF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 570BILF

570BILF: DescriptionSOIC-8, Tube; Categorylogic logic; File Size236KB，12 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

570BILF Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	570BILF	-	-	View	Buy Now

570BILF Overview

SOIC-8, Tube

570BILF Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	SOIC
package instruction	SOP, SOP8,.25
Contacts	8
Manufacturer packaging code	DCG8
Reach Compliance Code	compliant
ECCN code	EAR99
series	570
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G8
JESD-609 code	e3
length	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.012 A
Humidity sensitivity level	1
Number of functions	1
Number of inverted outputs
Number of terminals	8
Actual output times	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP8,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.175 ns
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	3.45 V
Minimum supply voltage (Vsup)	3.15 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	3.9 mm
minfmax	170 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

DATASHEET

MULTIPLIER AND ZERO DELAY BUFFER

Description

The ICS570 is a high-performance Zero Delay Buffer (ZDB)

which integrates IDT’s proprietary analog/digital Phase

Locked Loop (PLL) techniques. The A version is

recommended for 5 V designs and the B version for

3.3 V designs. The chip is part of IDT’s ClockBlocks

family, and was designed as a performance upgrade to

meet today’s higher speed and lower voltage requirements.

The zero delay feature means that the rising edge of the

input clock aligns with the rising edges of both output

clocks, giving the appearance of no delay through the

device. There are two outputs on the chip, one being a

low-skew divide by two of the other output. The device

incorporates an all-chip power down/tri-state mode that

stops the internal PLL and puts both outputs into a high

impedance state.

The ICS570 is ideal for synchronizing outputs in a large

variety of systems, from personal computers to data

communications to graphics/video. By allowing off-chip

feedback paths, the device can eliminate the delay through

other devices.

The ICS570 A and B versions were designed to improve

input to output jitter from the original ICS570M version, and

are recommended for all new designs.

ICS570

Features

•

8-pin SOIC package

Available in Pb (lead) free package

Pin-for-pin replacement and upgrade to ICS570M

Functional equivalent to AV9170 (not a pin-for-pin

replacement)

Low input to output skew of 300 ps max (>60 MHz

outputs)

Ability to choose between 14 different multipliers from

0.5x to 32x

Output clock frequency up to 170 MHz at 3.3 V

Can recover degraded input clock duty cycle

Output clock duty cycle of 45/55

Power Down and Tri-State Mode

Passes spread spectrum clock modulation

Full CMOS clock swings with 25 mA drive capability at

TTL levels

Advanced, low power CMOS process

ICS570B has an operating voltage of 3.3 V (±5%)

ICS570A has an operating voltage of 5.0 V (±5%)

Industrial temperature version available

Block Diagram

IC L K

S 1 :0

F B IN

d ivid e

by N

Phase

D e te c to r,

C h a rg e

Pum p,

and Loop

F ilte r

VCO

C LK

C LK2

E xte rn a l fe e d b a ck ca n co m e fro m C L K o r C L K /2 (se e ta b le o n p a g e 2 )

IDT™ / ICS™

MULTIPLIER AND ZERO DELAY BUFFER

ICS570

REV K 073007

570BILF Related Products

	570BILF	570BILFT	570AILF	570BLFT	570ALF	570GI-01LF	570ALFT	570GI-01LFT	570AILFT	570BLF
Description	SOIC-8, Tube	SOIC-8, Reel	SOIC-8, Tube	SOIC-8, Reel	SOIC-8, Tube	TSSOP-8, Tube	SOIC-8, Reel	TSSOP-8, Reel	SOIC-8, Reel	SOIC-8, Tube
Brand Name	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology	Integrated Device Technology
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free	Lead free
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to	conform to
Parts packaging code	SOIC	SOIC	SOIC	SOIC	SOIC	TSSOP	SOIC	TSSOP	SOIC	SOIC
package instruction	SOP, SOP8,.25	SOP, SOP8,.25	SOP, SOP8,.25	SOP, SOP8,.25	SOIC-8	3 X 3 MM, ROHS COMPLIANT, MSOP-8	SOIC-8	3 X 3 MM, ROHS COMPLIANT, MSOP-8	SOP, SOP8,.25	SOP, SOP8,.25
Contacts	8	8	8	8	8	8	8	8	8	8
Manufacturer packaging code	DCG8	DCG8	DCG8	DCG8	DCG8	DVG8	DCG8	DVG8	DCG8	DCG8
Reach Compliance Code	compliant	compli	compliant	compliant	compliant	unknown	compliant	unknown	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
series	570	570	570	570	570	570	570	570	570	570
Input adjustment	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD
JESD-30 code	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8	R-PDSO-G8	S-PDSO-G8	R-PDSO-G8	S-PDSO-G8	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e3	e3	e3	e3	e3	e3	e3	e3	e3	e3
length	4.9 mm	4.9 mm	4.9 mm	4.9 mm	4.9 mm	3 mm	4.9 mm	3 mm	4.9 mm	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
MaximumI(ol)	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A
Humidity sensitivity level	1	1	1	1	1	3	1	3	1	1
Number of functions	1	1	1	1	1	1	1	1	1	1
Number of terminals	8	8	8	8	8	8	8	8	8	8
Actual output times	2	2	2	2	2	1	2	1	2	2
Maximum operating temperature	85 °C	85 °C	85 °C	70 °C	70 °C	85 °C	70 °C	85 °C	85 °C	70 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-	-	-40 °C	-	-40 °C	-40 °C	-
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SOP	SOP	SOP	SOP	SOP	TSSOP	SOP	TSSOP	SOP	SOP
Encapsulate equivalent code	SOP8,.25	SOP8,.25	SOP8,.25	SOP8,.25	SOP8,.25	TSSOP8,.19	SOP8,.25	TSSOP8,.19	SOP8,.25	SOP8,.25
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	260	NOT SPECIFIED	260	NOT SPECIFIED	NOT SPECIFIED
power supply	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.175 ns	0.175 ns	0.2 ns	0.175 ns	0.2 ns	0.03 ns	0.2 ns	0.03 ns	0.2 ns	0.175 ns
Maximum seat height	1.75 mm	1.75 mm	1.75 mm	1.75 mm	1.75 mm	1.1 mm	1.75 mm	1.1 mm	1.75 mm	1.75 mm
Maximum supply voltage (Vsup)	3.45 V	3.45 V	5.25 V	3.45 V	5.25 V	3.45 V	5.25 V	3.45 V	5.25 V	3.45 V
Minimum supply voltage (Vsup)	3.15 V	3.15 V	4.75 V	3.15 V	4.75 V	3.15 V	4.75 V	3.15 V	4.75 V	3.15 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	5 V	3.3 V	5 V	3.3 V	5 V	3.3 V	5 V	3.3 V
surface mount	YES	YES	YES	YES	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	INDUSTRIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	1.27 mm	1.27 mm	1.27 mm	1.27 mm	1.27 mm	0.65 mm	1.27 mm	0.65 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	3.9 mm	3.9 mm	3.9 mm	3.9 mm	3.9 mm	3 mm	3.9 mm	3 mm	3.9 mm	3.9 mm
Base Number Matches	1	1	1	1	1	1	1	1	1	1
minfmax	170 MHz	170 MHz	170 MHz	170 MHz	170 MHz	-	170 MHz	-	170 MHz	170 MHz

Recommended Resources

Minimize noise and ripple using low-noise buck converters

Temperature and humidity alarm circuit

STK0039 audio IC circuit diagram

Shunkang RYL-5 hot and cold water dispenser circuit diagram

Control logic copper circuit diagram

Computer motherboard circuit diagram 810 4_22

Born only for uC, uS growth process 20 (SPI->M25P80 timing adjustment): This week was very busy, and more than half of the weekend has passed, and I feel quite uneasy. Because, SPI still hasn't been adjusted. This week was very busy, and I basically spent Monday to Wednes...; 辛昕 Programming Basics

The design of the first DSP board: It has been more than a month since I started to get in touch with DSP on August 1, 2006. It is not easy to debug and familiarize myself with DSP on my own development board and design DSP by myself n...; liumnqti DSP and ARM Processors

Heroes, please come in~~~: If the TX and RX of the USART2 peripheral to be used in the program correspond to PA2 and PA3 respectively, and the PA2 and PA3 pins are connected to other devices, but in order to use USART2, use thi...; melon_1 stm32/stm8

Register problem in NIOS2!: Are the internal registers of the peripherals in NIOS2 all of the same width? I see that the built-in peripherals are all 16 bits. Can I exceed 16 bits? If so, what is the maximum? Because I want to d...; 少121 FPGA/CPLD

Is it necessary to enable global interrupt EINT in the DSP interrupt service subroutine?: I am a novice in DSP2812, and now I have a question for you experts. Regarding the interrupt service subroutine, in the interrupt service subroutine, the interrupt flag needs to be cleared and the int...; 踩不死的小强 Microcontroller MCU

NAND driver migration issues: I transplanted the NAND driver of two different CE5.0 BSPs of ATMEL9261 (transplanted the NAND driver of the second BSP to the first BSP, but both are 9261 CE5.0 BSP). After transplantation, the progr...; yuqinfeng Embedded System

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components