EEWORLDEEWORLDEEWORLD

Part Number

Search

54F174/B2A

Description
IC F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LLCC-20, FF/Latch
Categorylogic    logic   
File Size109KB,4 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric Compare View All

54F174/B2A Overview

IC F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LLCC-20, FF/Latch

54F174/B2A Parametric

Parameter NameAttribute value
Parts packaging codeQLCC
package instructionQCCN,
Contacts20
Reach Compliance Codeunknown
seriesF/FAST
JESD-30 codeS-CQCC-N20
length8.89 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeD FLIP-FLOP
Number of digits6
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Package shapeSQUARE
Package formCHIP CARRIER
Maximum supply current (ICC)45 mA
propagation delay (tpd)11.5 ns
Certification statusNot Qualified
Maximum seat height1.905 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelMILITARY
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Trigger typePOSITIVE EDGE
width8.89 mm
minfmax80 MHz
Base Number Matches1

54F174/B2A Related Products

54F174/B2A N54F174/B2A 54F174/BEA N54F174/BFA 54F174/BFA
Description IC F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LLCC-20, FF/Latch IC F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CQCC20, CERAMIC, LLCC-20, FF/Latch IC F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16, FF/Latch IC F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16, CERAMIC, FP-16, FF/Latch IC F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP16, CERAMIC, FP-16, FF/Latch
Parts packaging code QLCC QLCC DIP DFP DFP
package instruction QCCN, QCCN, DIP, DFP, DFP,
Contacts 20 20 16 16 16
Reach Compliance Code unknown unknow unknow unknown unknown
series F/FAST F/FAST F/FAST F/FAST F/FAST
JESD-30 code S-CQCC-N20 S-CQCC-N20 R-GDIP-T16 R-CDFP-F16 R-CDFP-F16
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP D FLIP-FLOP
Number of digits 6 6 6 6 6
Number of functions 1 1 1 1 1
Number of terminals 20 20 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C
Output polarity TRUE TRUE TRUE TRUE TRUE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code QCCN QCCN DIP DFP DFP
Package shape SQUARE SQUARE RECTANGULAR RECTANGULAR RECTANGULAR
Package form CHIP CARRIER CHIP CARRIER IN-LINE FLATPACK FLATPACK
Maximum supply current (ICC) 45 mA 45 mA 45 mA 45 mA 45 mA
propagation delay (tpd) 11.5 ns 11.5 ns 11.5 ns 11.5 ns 11.5 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.905 mm 1.905 mm 5.08 mm 2.159 mm 2.159 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V
surface mount YES YES NO YES YES
technology TTL TTL TTL TTL TTL
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal form NO LEAD NO LEAD THROUGH-HOLE FLAT FLAT
Terminal pitch 1.27 mm 1.27 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location QUAD QUAD DUAL DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE POSITIVE EDGE
width 8.89 mm 8.89 mm 7.62 mm 6.731 mm 6.731 mm
minfmax 80 MHz 80 MHz 80 MHz 80 MHz 80 MHz
Base Number Matches 1 1 1 1 1
length 8.89 mm 8.89 mm 19.05 mm - -
xilinx vivado xdc constraint syntax
1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...
zxopenljx FPGA/CPLD
Put the computer in the desk
Some people don't like their PC 's installed peripherals and cables exposed . Usually they'd be hidden in the back , but this desk has a drawer that hides the PC .The best way to use a desk drawer as ...
凯哥 Creative Market
Design of stepper motor driver based on GAL16V8 and ULN2003
[i=s]This post was last edited by paulhyde on 2014-9-15 04:17[/i] Share Share...
xiaoxiaoha Electronics Design Contest
High score help: Has anyone used Application Verifier to detect memory leaks on WINCE?
I use Application Verifier on PC to detect memory leaks in applications on WINCE. I have connected to the device, but there is no detection item in the Test Settings column on the right side of the Ap...
hezudao Embedded System
Could you give some advice?
Recently I have a new task, I hope to complete it quickly with your help, I hope you can help me, ----------Do you know which province the motor companies are mainly distributed in? Or which regions h...
bantolee Industrial Control Electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1975  2770  1635  1194  1452  40  56  33  25  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号