EEWORLDEEWORLDEEWORLD

Part Number

Search

3D7324D-5000

Description
Active Delay Line, 1-Func, 4-Tap, True Output, CMOS, PDSO14, 0.150 INCH, ROHS COMPLIANT, SOIC-14
Categorylogic    logic   
File Size253KB,4 Pages
ManufacturerData Delay Devices
Environmental Compliance
Download Datasheet Parametric Compare View All

3D7324D-5000 Overview

Active Delay Line, 1-Func, 4-Tap, True Output, CMOS, PDSO14, 0.150 INCH, ROHS COMPLIANT, SOIC-14

3D7324D-5000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instruction0.150 INCH, ROHS COMPLIANT, SOIC-14
Contacts14
Reach Compliance Codecompliant
series7324
Input frequency maximum value (fmax)0.07 MHz
JESD-30 codeR-PDSO-G14
length8.695 mm
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps4
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height1.82 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)5000 ns
width3.9 mm
Base Number Matches1
3D7324
MONOLITHIC QUADRUPLE
FIXED DELAY LINE
(SERIES 3D7324)
FEATURES
All-silicon, low-power CMOS technology
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range:
6 through 6000ns
Delay tolerance:
2% or 1.0ns
Temperature stability:
±3%
typ (-40C to 85C)
Vdd stability:
±1%
typical (4.75V to 5.25V)
Minimum input pulse width:
20% of total delay
PACKAGES
I1
N/C
I2
I3
I4
N/C
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
N/C
O1
N/C
O2
O3
O4
3D7324D-xx
SOIC (150 Mil)
For mechanical dimensions, click
here
.
For package marking details, click
here
.
FUNCTIONAL DESCRIPTION
The 3D7324 Quadruple Delay Line product family consists of fixed-
delay CMOS integrated circuits. Each package contains four matched,
independent delay lines. Delay values can range from 6ns through
6000ns. The input is reproduced at the output without inversion,
shifted in time as per the user-specified dash number. The 3D7324 is
TTL- and CMOS-compatible, capable of driving ten 74LS-type loads,
and features both rising- and falling-edge accuracy.
The all-CMOS 3D7324 integrated circuit has been designed as a
reliable, economic alternative to hybrid TTL fixed delay lines. It is
offered in a space saving surface mount 14-pin SOIC.
PIN DESCRIPTIONS
I1
I2
I3
I4
O1
O2
O3
O4
VDD
GND
N/C
Delay Line 1 Input
Delay Line 2 Input
Delay Line 3 Input
Delay Line 4 Input
Delay Line 1 Output
Delay Line 2 Output
Delay Line 3 Output
Delay Line 4 Output
+5 Volts
Ground
No Connection
TABLE 1: PART NUMBER SPECIFICATIONS
PART NUMBER
DELAY
PER LINE
(ns)
6
±
1.0
8
±
1.0
10
±
1.0
15
±
1.0
20
±
1.0
25
±
1.0
30
±
1.0
40
±
1.0
50
±
1.0
100
±
2.0
200
±
4.0
500
±
10.0
1000
±
20
2000
±
40
5000
±
100
6000
±
120
Max Operating
Frequency
55.5 MHz
41.6 MHz
33.3 MHz
22.2 MHz
16.7 MHz
13.3 MHz
11.1 MHz
8.33 MHz
6.67 MHz
3.33 MHz
1.67 MHz
0.67 MHz
0.33 MHz
0.17 MHz
0.07 MHz
0.05 MHz
INPUT RESTRICTIONS
Absolute Max
Min Operating
Oper. Freq.
Pulse Width
125.0 MHz
9.0 ns
111.0 MHz
12.0 ns
100.0 MHz
15.0 ns
100.0 MHz
22.5 ns
100.0 MHz
30.0 ns
83.3 MHz
37.5 ns
71.4 MHz
45.0 ns
62.5 MHz
60.0 ns
50.0 MHz
75.0 ns
25.0 MHz
150.0 ns
12.5 MHz
300.0 ns
5.00 MHz
750.0 ns
2.50 MHz
1500.0 ns
1.25 MHz
3000.0 ns
0.50 MHz
7500.0 ns
0.42 MHz
9000.0 ns
Absolute Min
Oper. P.W.
4.0 ns
4.5 ns
5.0 ns
5.0 ns
5.0 ns
6.0 ns
7.0 ns
8.0 ns
10.0 ns
20.0 ns
40.0 ns
100.0 ns
200.0 ns
400.0 ns
1000.0 ns
1200.0 ns
3D7324D-6
3D7324D-8
3D7324D-10
3D7324D-15
3D7324D-20
3D7324D-25
3D7324D-30
3D7324D-40
3D7324D-50
3D7324D-100
3D7324D-200
3D7324D-500
3D7324D-1000
3D7324D-2000
3D7324D-5000
3D7324D-6000
NOTE: Any delay between 10 and 6000 ns not shown is also available.
2007
Data Delay Devices
Doc #06016
6/25/2007
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1

3D7324D-5000 Related Products

3D7324D-5000 3D7324D-2000
Description Active Delay Line, 1-Func, 4-Tap, True Output, CMOS, PDSO14, 0.150 INCH, ROHS COMPLIANT, SOIC-14 Active Delay Line, 1-Func, 4-Tap, True Output, CMOS, PDSO14, 0.150 INCH, ROHS COMPLIANT, SOIC-14
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Parts packaging code SOIC SOIC
package instruction 0.150 INCH, ROHS COMPLIANT, SOIC-14 0.150 INCH, ROHS COMPLIANT, SOIC-14
Contacts 14 14
Reach Compliance Code compliant compliant
series 7324 7324
Input frequency maximum value (fmax) 0.07 MHz 0.17 MHz
JESD-30 code R-PDSO-G14 R-PDSO-G14
length 8.695 mm 8.695 mm
Logic integrated circuit type ACTIVE DELAY LINE ACTIVE DELAY LINE
Number of functions 1 1
Number of taps/steps 4 4
Number of terminals 14 14
Maximum operating temperature 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C
Output polarity TRUE TRUE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED
programmable delay line NO NO
Certification status Not Qualified Not Qualified
Maximum seat height 1.82 mm 1.82 mm
Maximum supply voltage (Vsup) 5.25 V 5.25 V
Minimum supply voltage (Vsup) 4.75 V 4.75 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm
Terminal location DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED
Total delay nominal (td) 5000 ns 2000 ns
width 3.9 mm 3.9 mm
Base Number Matches 1 1
Funny car reviews
If there is a car that looks like a Mercedes-Benz from the front and a BMW from the back, it must be Geely.If there is a car whose appearance keeps changing but whose name never changes, it must be th...
feifei Talking
16 Minimum system
If you haven't applied for a development board, you can look at the minimum system of avr16 and solder one yourself using a universal board....
jjkwz Microchip MCU
Chinese version of Cyclone_4 data sheet
eeworldpostqq...
抛砖引玉 FPGA/CPLD
MCS-51 single-chip fixed-point and floating-point numerical calculation program library
[i=s]This post was last edited by paulhyde on 2014-9-15 09:37[/i] Shared...
百里 Electronics Design Contest
Industrial grade 32-point IO signal wireless controller 16 input 16 output wireless IO controller
1. Introduction JMDM-WX32MB is a multifunctional industrial-grade high-reliability IO controller independently developed by Shenzhen Jingmin Digital Machine Co., Ltd. that supports wireless control, i...
jmdm168 MCU
Why does the SPI port transceiver program I wrote always receive errors?
I use an AVR microcontroller to implement SPI communication. I use two chips to communicate, one is a host and the other is a slave. However, the SPI protocol does not have a flow control setting. Whe...
BlueSummer Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2215  422  785  1169  2845  45  9  16  24  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号