EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962-3800503BCX

Description
IC TTL/H/L SERIES, 8-INPUT AND-OR-INVERT GATE, CDIP14, CERAMIC, DIP-14, Gate
Categorylogic    logic   
File Size1MB,23 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric

5962-3800503BCX Overview

IC TTL/H/L SERIES, 8-INPUT AND-OR-INVERT GATE, CDIP14, CERAMIC, DIP-14, Gate

5962-3800503BCX Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codeunknown
seriesTTL/H/L
JESD-30 codeR-GDIP-T14
Logic integrated circuit typeAND-OR-INVERT GATE
Number of functions1
Number of entries8
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)30 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal locationDUAL
Base Number Matches1
IC: What chip can be used to replace 5G14D
Hello everyone, I would like to ask you a simple question. What chip can be used to replace the IC:5G14D used in the series voltage-stabilized power supply?...
buyi Power technology
Ask WinCe6 ActiveSync mechanism
I would like to ask the forum experts how the WinCE side ActiveSync works. For example, how does CE trigger ActiveSync after USB is plugged in? The current situation is: ActiveSync is established imme...
acpower_cct Embedded System
How to use J_Link for simulation debugging
How to use J_Link for simulation debugging, a novice needs help...
qiuzhi339 stm32/stm8
How to compile uc/os in bc integrated environment
Originally, according to what Professor Shao and the book said, compiling and debugging UC/OS on a PC should be very simple. Just unzip UC/OS to the root directory, keep the original directory structu...
HOHO Real-time operating system RTOS
When using the XST synthesis tool to check syntax projects, the following error is prompted
ERROR:HDLParsers:3375 - "D:/FPGA_code/p240_fir2/p240_fir2.vhd" Line 66. Choices for an array aggregate (Attribute name) must be locally static unless there is only one choice. (LRM 7.3.2.2)代码如下:librar...
innerpeace FPGA/CPLD
Download Vishay's latest "communication" solution to win an awesome mobile power bank
Breaking News! ! Vishay's new activity has begun again, inviting everyone to pay attention to Vishay and "communications" [b][size=3][color=red]Activity link: [/color][/size][/b][url=https://www.eewor...
EEWORLD社区 Discrete Device

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 213  998  1668  2284  179  5  21  34  46  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号