EEWORLDEEWORLDEEWORLD

Part Number

Search

DS1004Z-3T

Description
Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, 0.150 INCH, MINI, SOIC-8
Categorylogic    logic   
File Size54KB,6 Pages
ManufacturerMaxim
Websitehttps://www.maximintegrated.com/en.html
Download Datasheet Parametric View All

DS1004Z-3T Overview

Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, 0.150 INCH, MINI, SOIC-8

DS1004Z-3T Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMaxim
package instructionSOP,
Reach Compliance Codecompliant
Other featuresINPUT TO 1ST TAP DELAY = 5NS
seriesCMOS/TTL
Input frequency maximum value (fmax)36.7647 MHz
JESD-30 codeR-PDSO-G8
JESD-609 codee0
length4.9 mm
Logic integrated circuit typeSILICON DELAY LINE
Humidity sensitivity level1
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature70 °C
Minimum operating temperature
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)240
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Total delay nominal (td)17 ns
width3.9 mm
Base Number Matches1
DS1004
5-Tap High Speed
Silicon Delay Line
www.dalsemi.com
FEATURES
All-silicon timing circuit
Five delayed clock phases per input
Precise tap-to-tap nominal delay tolerances of
±0.75 and ±1 ns
Input-to-tap 1 delay of 5 ns
Nominal Delay tolerances of ±1.5 ns
Leading and trailing edge precision preserves
the input symmetry
CMOS design with TTL compatibility
Standard 8-pin DIP and 150 mil 8-pin SOIC
Vapor phase, IR and wave solderable
Available in Tape and Reel
PIN ASSIGNMENT
IN
TAP 2
TAP 4
GND
1
2
3
4
8
7
6
5
V
CC
TAP 1
TAP 3
TAP 5
DS1004M 8-Pin DIP (300-mil)
See Mech. Drawings Section
IN
TAP 2
TAP 4
GND
1
2
3
4
8
7
6
5
V
CC
TAP 1
TAP 3
TAP 5
DS1004Z 8-Pin SOIC (150-mil)
See Mech. Drawings Section
PIN DESCRIPTION
TAP 1-5
V
CC
GND
IN
- TAP Output Number
- +5V Supply
- Ground
- Input
DESCRIPTION
The DS1004 is a 5-tap all silicon delay line which can provide 2, 3, 4, or 5 ns tap-to-tap delays within a
standard part family. The device is Dallas Semiconductor’s fastest 5-tap delay line. It is available in a
standard 8-pin DIP and 150 mil 8-pin mini-SOIC. The device features precise leading and trailing edge
accuracies and has the inherent reliability of an all-silicon delay line solution.
The DS1004 is specified for tap-to-tap tolerances as shown in Table 1. Each device has a minimum
input-to-tap 1 delay of 5 ns. Subsequent taps (taps 2 through 5) are precisely delayed by 2, 3, 4, or 5 ns.
See Table 1 for details. Input to Tap Tolerance over temperature and voltage is
±1.5
ns in addition to the
nominal delay tolerance. Nominal tap-to-tap tolerances range from
±0.75
ns to
±1.0
ns. Each output is
capable of driving up to 10 LS loads.
For customers needing non-standard delay values, the Late Package Program (LPP) is available.
Customers may contact Dallas Semiconductor at (972) 371–4348 for further details.
1 of 6
092500
Is there anyone who has worked on Labview for ARM who can tell me how to add support for LM3S9b96 in Labview?
Is there anyone who has worked on Labview for ARM who can tell me how to add support for LM3S9b96 in Labview? [[i] This post was last edited by sptt1 on 2011-11-9 15:19 [/i]]...
sptt1 Microcontroller MCU
Compiler experts please...
Assembly language: MOV AL 9C; MOV BL 10; IMUL BL; AX=???? If it is changed to MUL BL; AX=??? first aid Please explain the process Assembly language: MOV AL 9C; MOV BL 10; IMUL BL; AX=???? If it is cha...
popstar MCU
Python practical serial port assistant---4 realize serial port function
After studying other people's codes and materials, and conducting in-depth study, I have compiled a version of the serial port operation code, which includes start, stop, read, and write functions. It...
star_66666 MicroPython Open Source section
How to export the data in the array from ccs6.0
Can any expert guide me how to export the data in the array in the program in ccs6.0? For example, I have AD sampling, and the collected data is placed in the array sample. How can I export the values...
wushoumi Integrated technical exchanges
Analyzing the basic steps of FPGA power supply design
[i=s]This post was last edited by led2015 on 2020-5-27 23:22[/i]Field Programmable Gate Arrays (FPGAs) are found at the heart of numerous prototypes and low- to medium-volume products. The main advant...
led2015 FPGA/CPLD
I want the driver circuit to output 15V, but the output end uses an 18V voltage regulator.
Why does it break? What are the common symptoms of breaking?...
西里古1992 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 783  584  2185  713  349  16  12  44  15  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号