5962-9099604MUX datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 5962-9099604MUX

5962-9099604MUX: DescriptionMultiplier Accumulator/Summer, 12-Bit, CMOS, 1.180 X 1.180 INCH, 0.345 INCH HEIGHT, PGA-68; CategoryThe embedded processor and controller Microcontrollers and processors; File Size270KB，7 Pages; ManufacturerLOGIC Devices; Websitehttp://www.logicdevices.com/

Download Datasheet Parametric Compare View All

5962-9099604MUX Overview

Multiplier Accumulator/Summer, 12-Bit, CMOS, 1.180 X 1.180 INCH, 0.345 INCH HEIGHT, PGA-68

5962-9099604MUX Parametric

Parameter Name	Attribute value
Parts packaging code	PGA
package instruction	PGA,
Contacts	68
Reach Compliance Code	unknown
ECCN code	3A001.A.2.C
Other features	2 X 12 BIT DATA INPUT BUS
boundary scan	NO
External data bus width	12
JESD-30 code	S-XPGA-P68
low power mode	NO
Number of terminals	68
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output data bus width	27
Package body material	UNSPECIFIED
encapsulated code	PGA
Package shape	SQUARE
Package form	GRID ARRAY
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	PIN/PEG
Terminal location	PERPENDICULAR
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER
Base Number Matches	1

Preview

Download Datasheet

View All

5962-9099604MUX Related Products

	5962-9099604MUX	5962-9099603MXX	5962-9099602MXX	5962-9099604MXX	5962-9099604MYX	5962-9099603MYX	5962-9099602MYX	5962-9099603MUX	5962-9099602MUX
Description	Multiplier Accumulator/Summer, 12-Bit, CMOS, 1.180 X 1.180 INCH, 0.345 INCH HEIGHT, PGA-68	Multiplier Accumulator/Summer, 12-Bit, CMOS, 3.240 X 0.920 INCH, 0.225 INCH HEIGHT, DIP-64	Multiplier Accumulator/Summer, 12-Bit, CMOS, 3.240 X 0.920 INCH, 0.225 INCH HEIGHT, DIP-64	Multiplier Accumulator/Summer, 12-Bit, CMOS, 3.240 X 0.920 INCH, 0.225 INCH HEIGHT, DIP-64	Multiplier Accumulator/Summer, 12-Bit, CMOS, 0.962 X 0.962 INCH, 0.120 INCH HEIGHT, LCC-68	Multiplier Accumulator/Summer, 12-Bit, CMOS, 0.962 X 0.962 INCH, 0.120 INCH HEIGHT, LCC-68	Multiplier Accumulator/Summer, 12-Bit, CMOS, 0.962 X 0.962 INCH, 0.120 INCH HEIGHT, LCC-68	Multiplier Accumulator/Summer, 12-Bit, CMOS, 1.180 X 1.180 INCH, 0.345 INCH HEIGHT, PGA-68	Multiplier Accumulator/Summer, 12-Bit, CMOS, 1.180 X 1.180 INCH, 0.345 INCH HEIGHT, PGA-68
Parts packaging code	PGA	DIP	DIP	DIP	LCC	LCC	LCC	PGA	PGA
package instruction	PGA,	DIP,	DIP,	DIP,	QCCN,	QCCN,	QCCN,	PGA,	PGA,
Contacts	68	64	64	64	68	68	68	68	68
Reach Compliance Code	unknown	unknow	unknow	unknow	unknown	unknown	unknown	unknown	unknown
ECCN code	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C	3A001.A.2.C
Other features	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS	2 X 12 BIT DATA INPUT BUS
boundary scan	NO	NO	NO	NO	NO	NO	NO	NO	NO
External data bus width	12	12	12	12	12	12	12	12	12
JESD-30 code	S-XPGA-P68	R-XDIP-T64	R-XDIP-T64	R-XDIP-T64	S-XQCC-N68	S-XQCC-N68	S-XQCC-N68	S-XPGA-P68	S-XPGA-P68
low power mode	NO	NO	NO	NO	NO	NO	NO	NO	NO
Number of terminals	68	64	64	64	68	68	68	68	68
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output data bus width	27	27	27	27	27	27	27	27	27
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	PGA	DIP	DIP	DIP	QCCN	QCCN	QCCN	PGA	PGA
Package shape	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	GRID ARRAY	IN-LINE	IN-LINE	IN-LINE	CHIP CARRIER	CHIP CARRIER	CHIP CARRIER	GRID ARRAY	GRID ARRAY
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Filter level	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883	MIL-STD-883
Maximum supply voltage	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO	YES	YES	YES	NO	NO
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal form	PIN/PEG	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	NO LEAD	NO LEAD	NO LEAD	PIN/PEG	PIN/PEG
Terminal location	PERPENDICULAR	DUAL	DUAL	DUAL	QUAD	QUAD	QUAD	PERPENDICULAR	PERPENDICULAR
uPs/uCs/peripheral integrated circuit type	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER	DSP PERIPHERAL, MULTIPLIER ACCUMULATOR/SUMMER
Base Number Matches	1	1	1	1	1	1	1	1	1

Recommended Resources

Solar power panel circuit diagram

555 light control switch circuit

Series DC motor knife switch reversible control circuit

Broadcast band RF amplifier.gif

Thermal resistance wire wind speed measurement circuit

Timer circuit with relay closing during time flow

Some issues in using modelsim to simulate and test schematic files in quartus ii: Hello everyone, I hope all the FPGA experts can help me solve a problem. When using modelsim to simulate the schematic file in quartus ii, you need to convert the schematic file into a .v file first, ...; xuhongming FPGA/CPLD

The problem with chipscope core: I recently encountered this problem when doing an experiment. In an ISE project, if I use the xco file of the chipscope core for comprehensive implementation, there will be no problem. If I use the v ...; eeleader FPGA/CPLD

stc11f02 programming problem? ?: My stc11f02 can only be programmed once.I have changed 3 chips and it is the same all the time. When I programmed it for the second time, the serial port indicator light did not flash. I don't know wh...; wyflzw stm32/stm8

2812 AD Solution: I used one channel to sample 1.5V DC multiple times, and the maximum and minimum values of the AD code I obtained differed by more than 20. This doesn't seem to be a problem of calibration and gain. I...; zhide99 Microcontroller MCU

PCB Layout Summary: PCB Layout Summary!!! [table] [tr][td][/td][td][color=#ed1c24][size=24px]b[font=SinaEditor_Temp_FontName]y---Bo Li PCB Training [/font][/size][/color][/td][/tr] [/table][table] [tr][td=1,2] [/td][td] ...; boli505 PCB Design

TTL integrated NAND gate circuit: After VT2 is turned on, the emitter is at a high level, and the collector of VT2 is at a low level. I don't quite understand here. VT2 is turned on, so isn't the collector of VT2 equivalent to a short...; zjjone1023 Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components