EEWORLDEEWORLDEEWORLD

Part Number

Search

3546-021CE12P5

Description
Toggle Switch, DPDT, Latched, 15A, 28VDC, Solder/quick Connect Terminal, Locking Lever Actuator, Panel Mount-threaded
CategoryMechanical and electronic products    switch   
File Size131KB,7 Pages
ManufacturerAPEM
Environmental Compliance
Download Datasheet Parametric View All

3546-021CE12P5 Overview

Toggle Switch, DPDT, Latched, 15A, 28VDC, Solder/quick Connect Terminal, Locking Lever Actuator, Panel Mount-threaded

3546-021CE12P5 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAPEM
Reach Compliance Codecompliant
ECCN codeEAR99
Actuator typeLOCKING LEVER
body width23 mm
body height31.4 mm
Body length or diameter32 mm
Contact (AC) maximum rated R load20A@125VAC
Maximum contact current (AC)20 A
Maximum contact current (DC)15 A
Contact (DC) maximum rated R load15A@28VDC
Maximum contact voltage (AC)125 V
Maximum contact voltage (DC)28 V
Electrical life6000 Cycle(s)
Manufacturer's serial number3500
Installation featuresPANEL MOUNT-THREADED
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
method of packingBULK
sealENVIRONMENTALLY SEALED
surface mountNO
Switch actionLATCHED
switch functionDPDT
Switch typeTOGGLE SWITCH
Termination typeSOLDER/QUICK CONNECT
Base Number Matches1
3500 SERIES
HIGH PERFORMANCE TOGGLE SWITCHES
-
ENVIRONMENTALLY SEALED
Distinctive features
Completely sealed switches withstanding 0,1 bar pressure
Front face and cover-to-case silicone seal
Moulded-in terminal inserts
Approved to European standards CECC 96000
CECC 96201-004
Three types of terminals
Many lever styles available
I
A P E M
I-13
TMS320F28335 Study Notes - ADC Controller
[p=26, null, left][color=#333333][font=Arial][b]1.What are the working modes of ADC? [/b][/font][/color][/p][p=26, null, left][color=#333333][font=Arial]Simultaneous sampling mode and sequential sampl...
cherish Microcontroller MCU
How to implement square addition and division operations using Verilog?
To do the following operation:a, b, c, d are all real-time input variables. If all are implemented with IP cores , it will require 8 multipliers and one divider IP core.And the delay is particularly l...
godjohsn FPGA/CPLD
Minimum system 6
[color=black][size=10.5pt][font=Times New Roman][/font][/size][/color] [color=black][font=宋体][size=10.5pt]功能: 将[/size][/font][/color][color=black][size=10.5pt][font=Times New Roman]LCD[/font][/size][/...
liuyong1989 Power technology
2011 National Electronic Design Competition Training Materials
[i=s]This post was last edited by paulhyde on 2014-9-15 03:35[/i] I hope this can help students who are participating in the electronic competition this year....
小电阻 Electronics Design Contest
Keil C51 UV2 debugging commands (Chinese version).pdf
I'm sending you the Keil C51 UV2 debugging command (Chinese version) document. I hope you like it....
ybbfn 51mcu
Two ways to create components in Cadence
Two ways to create components in CadenceCreate new components directlyAs shown in Figure 1 and Figure 2, you can select the menu bar design-new part or right-click in the library and select new-part t...
okhxyyo PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 757  294  193  213  583  16  6  4  5  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号