531EA1006M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EA1006M00DGR

531EA1006M00DGR: DescriptionLVPECL Output Clock Oscillator, 1006MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA1006M00DGR Overview

LVPECL Output Clock Oscillator, 1006MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA1006M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1006 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MAX663 on and off control circuit diagram b

MC3367 receiving circuit

Integral (quadrature) detection circuit for light-emitting diodes

Video signal switching circuit

Delayed release relay circuit diagram

Basic schematic diagram of static switch

A DSP debugging and direct code generation method based on Matlab: As an effective signal processing tool, Matlab has penetrated into the design of DSP. Before developers apply a new digital signal processing algorithm to practice, they usually use Matlab to simulate...; 灞波儿奔 DSP and ARM Processors

[Technical Tips] Power Supply PCB Design Skills and Case Analysis: Nowadays, the size of switching power supplies is getting smaller and smaller, while their operating frequency and internal device density are getting higher and higher. This undoubtedly puts more and...; mwkjhl PCB Design

There is a dyeing machine program to be outsourced on WINCE: If you are interested, you can add me on MSN eaglelpx@live.cn...; wto4tnt Embedded System

About Linux system issues: I want to ask how do you use Linux? 1. Dual systems, one Windows, one Linux, but I heard that it is very troublesome to install Linux in a virtual machine. I am currently using this, but I often move ...; suoma Linux and Android

Reference to Du Yang's works: This was made some time ago, referring to the electronic clock that Du Yang had made. It is now placed next to my computer. Let's make one!This was made some time ago, referring to the electronic cloc...; LRXTL DIY/Open Source Hardware

Problems with ADC Programs: ADC0_vStartSeq0ReqChNum(0,0,0,0); //The analog input pin corresponding to channel 0 is P5.0. This is a sentence in the XC2000 ADC module routine. Can anyone explain this sentence to me? How is this se...; 1157421908 TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components