EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

5962-9583401QFA

Description
IC QUAD LINE RECEIVER, CDFP16, CERAMIC, DFP-16, Line Driver or Receiver
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size669KB,14 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

5962-9583401QFA Overview

IC QUAD LINE RECEIVER, CDFP16, CERAMIC, DFP-16, Line Driver or Receiver

5962-9583401QFA Parametric

Parameter NameAttribute value
MakerNational Semiconductor(TI )
package instructionCERAMIC, DFP-16
Reach Compliance Codeunknown
ECCN codeEAR99
Input propertiesDIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit typeLINE RECEIVER
Interface standardsGENERAL PURPOSE
JESD-30 codeR-GDFP-F16
JESD-609 codee0
length9.6645 mm
Number of functions4
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Maximum output low current0.002 A
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Encapsulate equivalent codeFL16,.3
Package shapeRECTANGULAR
Package formFLATPACK
power supply5 V
Certification statusNot Qualified
Maximum receive delay8 ns
Number of receiver bits4
Filter levelMIL-PRF-38535 Class Q
Maximum seat height2.032 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width6.604 mm
Base Number Matches1

5962-9583401QFA Related Products

5962-9583401QFA 5962L9583401VZA DS90C032WGLQMLV/NOPB
Description IC QUAD LINE RECEIVER, CDFP16, CERAMIC, DFP-16, Line Driver or Receiver IC QUAD LINE RECEIVER, CDSO16, CERAMIC, SOIC-16, Line Driver or Receiver IC QUAD LINE RECEIVER, CDSO16, CERAMIC, SOIC-16, Line Driver or Receiver
Maker National Semiconductor(TI ) National Semiconductor(TI ) National Semiconductor(TI )
package instruction CERAMIC, DFP-16 SOP, SOP16,.4 SOP,
Reach Compliance Code unknown unknown compliant
ECCN code EAR99 EAR99 EAR99
Input properties DIFFERENTIAL SCHMITT TRIGGER DIFFERENTIAL SCHMITT TRIGGER DIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit type LINE RECEIVER LINE RECEIVER LINE RECEIVER
Interface standards GENERAL PURPOSE GENERAL PURPOSE IEEE P1596.3
JESD-30 code R-GDFP-F16 R-GDSO-G16 R-GDSO-G16
Number of functions 4 4 4
Number of terminals 16 16 16
Maximum operating temperature 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C
Package body material CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
encapsulated code DFP SOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLATPACK SMALL OUTLINE SMALL OUTLINE
Certification status Not Qualified Not Qualified Not Qualified
Maximum receive delay 8 ns 8 ns 8 ns
Number of receiver bits 4 4 4
Filter level MIL-PRF-38535 Class Q MIL-PRF-38535 Class V MIL-PRF-38535 Class V
Maximum supply voltage 5.5 V 5.5 V 5.5 V
Minimum supply voltage 4.5 V 4.5 V 4.5 V
Nominal supply voltage 5 V 5 V 5 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY
Terminal form FLAT GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL
JESD-609 code e0 e0 -
Maximum output low current 0.002 A 0.002 A -
Encapsulate equivalent code FL16,.3 SOP16,.4 -
power supply 5 V 5 V -
Maximum seat height 2.032 mm - 2.33 mm
Terminal surface TIN LEAD TIN LEAD -
width 6.604 mm - 6.35 mm
Base Number Matches 1 1 -
total dose - 50k Rad(Si) V 50k Rad(Si) V
Weak signal detection circuit analysis, ultrasonic detection
Please analyze this circuit. The signal path is as follows: Ultrasonic signal (very small amplitude, a few millivolts to tens of millivolts) enters from the probe -----> C22 isolates the DC component ...
gaoyang9992006 Analog electronics
Synchronous Dual-Port RAM Module Example
Synchronous dual-port RAM module, you can understand how it works by looking at the parameters, so I will not say more, you can directly copy it to your own project for use. // synthesis verilog_input...
eeleader FPGA/CPLD
Can moderators add prestige and core coins to themselves?
Very curious...
bigcha Suggestions & Announcements
AMD reveals K8L data to add independent core power management
[Abstract] Source: HKEPC Computer Field Author: Abstract Editor: Tang Tang Date: 2006-05-19 06:06  [HKEPC News] Yesterday at the In-Stat Microprocessor Spring Forum, AMD senior engineer Chuck Moore re...
fighting Power technology
The role of the ARM GPGCON register
What is the function of the GPGCON register on ARM? I often see this register being set when dealing with peripherals. Please give me some advice, thank you!...
bestskw ARM Technology
Which board has SDRAM+VGA function?
I'm working on a 16-bit vga and need to use sdram as a frame buffer. I originally laid out a double-sided board, but due to my lack of consideration, it worked fine during simulation, but when I ran t...
wonderglass FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 122  1914  2239  1371  1124  3  39  46  28  23 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号