EEWORLDEEWORLDEEWORLD

Part Number

Search

H5TC2G63DFR-G7A

Description
DDR DRAM, 128MX16, 0.3ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96
Categorystorage    storage   
File Size654KB,33 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Environmental Compliance
Download Datasheet Parametric Compare View All

H5TC2G63DFR-G7A Overview

DDR DRAM, 128MX16, 0.3ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96

H5TC2G63DFR-G7A Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSK Hynix
Parts packaging codeBGA
package instructionTFBGA, BGA96,9X16,32
Contacts96
Reach Compliance Codeunknown
ECCN codeEAR99
access modeMULTI BANK PAGE BURST
Maximum access time0.3 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)533 MHz
I/O typeCOMMON
interleaved burst length4,8
JESD-30 codeR-PBGA-B96
length13 mm
memory density2147483648 bit
Memory IC TypeDDR DRAM
memory width16
Number of functions1
Number of ports1
Number of terminals96
word count134217728 words
character code128000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature
organize128MX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA96,9X16,32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.35 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
self refreshYES
Continuous burst length4,8
Maximum standby current0.012 A
Maximum slew rate0.205 mA
Maximum supply voltage (Vsup)1.45 V
Minimum supply voltage (Vsup)1.283 V
Nominal supply voltage (Vsup)1.35 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.5 mm
Base Number Matches1
2Gb DDR3L SDRAM
2Gb DDR3L SDRAM
Lead-Free&Halogen-Free
(RoHS Compliant)
H5TC2G83DFR-xxA
H5TC2G83DFR-xxI
H5TC2G63DFR-xxA
H5TC2G63DFR-xxI
* SK Hynix reserves the right to change products or specifications without notice.
Rev. 1.2 / Nov. 2013
1

H5TC2G63DFR-G7A Related Products

H5TC2G63DFR-G7A H5TC2G63DFR-PBA H5TC2G63DFR-G7I H5TC2G63DFR-H9I H5TC2G63DFR-RDI H5TC2G63DFR-PBI H5TC2G63DFR-H9A H5TC2G63DFR-RDA
Description DDR DRAM, 128MX16, 0.3ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, 0.225ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, 0.3ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, 0.255ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, CMOS, PBGA96, FBGA-96 DDR DRAM, 128MX16, 0.225ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, 0.255ns, CMOS, PBGA96, HALOGEN FREE AND ROHS COMPLIANT, FBGA-96 DDR DRAM, 128MX16, CMOS, PBGA96, FBGA-96
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to
Maker SK Hynix SK Hynix SK Hynix SK Hynix SK Hynix SK Hynix SK Hynix SK Hynix
package instruction TFBGA, BGA96,9X16,32 TFBGA, BGA96,9X16,32 TFBGA, BGA96,9X16,32 TFBGA, BGA96,9X16,32 TFBGA, TFBGA, BGA96,9X16,32 TFBGA, BGA96,9X16,32 TFBGA,
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
access mode MULTI BANK PAGE BURST MULTI BANK PAGE BURST MULTI BANK PAGE BURST MULTI BANK PAGE BURST MULTI BANK PAGE BURST MULTI BANK PAGE BURST MULTI BANK PAGE BURST MULTI BANK PAGE BURST
Other features AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH, ALSO OPERATES AT 1.5V SUPPLY AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH, ALSO OPERATES AT 1.5V SUPPLY
JESD-30 code R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96 R-PBGA-B96
length 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm 13 mm
memory density 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit 2147483648 bit
Memory IC Type DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM DDR DRAM
memory width 16 16 16 16 16 16 16 16
Number of functions 1 1 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1 1 1
Number of terminals 96 96 96 96 96 96 96 96
word count 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words 134217728 words
character code 128000000 128000000 128000000 128000000 128000000 128000000 128000000 128000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
organize 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16 128MX16
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TFBGA TFBGA TFBGA TFBGA TFBGA TFBGA TFBGA TFBGA
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 260 NOT SPECIFIED NOT SPECIFIED 260
Maximum seat height 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
self refresh YES YES YES YES YES YES YES YES
Maximum supply voltage (Vsup) 1.45 V 1.45 V 1.45 V 1.45 V 1.45 V 1.45 V 1.45 V 1.45 V
Minimum supply voltage (Vsup) 1.283 V 1.283 V 1.283 V 1.283 V 1.283 V 1.283 V 1.283 V 1.283 V
Nominal supply voltage (Vsup) 1.35 V 1.35 V 1.35 V 1.35 V 1.35 V 1.35 V 1.35 V 1.35 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level OTHER OTHER INDUSTRIAL INDUSTRIAL OTHER INDUSTRIAL OTHER OTHER
Terminal form BALL BALL BALL BALL BALL BALL BALL BALL
Terminal pitch 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm 0.8 mm
Terminal location BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED 20 NOT SPECIFIED NOT SPECIFIED 20
width 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm 7.5 mm
Parts packaging code BGA BGA BGA BGA - BGA BGA -
Contacts 96 96 96 96 - 96 96 -
ECCN code EAR99 EAR99 EAR99 EAR99 - EAR99 EAR99 EAR99
Maximum access time 0.3 ns 0.225 ns 0.3 ns 0.255 ns - 0.225 ns 0.255 ns -
Maximum clock frequency (fCLK) 533 MHz 800 MHz 533 MHz 667 MHz - 800 MHz 667 MHz -
I/O type COMMON COMMON COMMON COMMON - COMMON COMMON -
interleaved burst length 4,8 4,8 4,8 4,8 - 4,8 4,8 -
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE - 3-STATE 3-STATE -
Encapsulate equivalent code BGA96,9X16,32 BGA96,9X16,32 BGA96,9X16,32 BGA96,9X16,32 - BGA96,9X16,32 BGA96,9X16,32 -
power supply 1.35 V 1.35 V 1.35 V 1.35 V - 1.35 V 1.35 V -
Certification status Not Qualified Not Qualified Not Qualified Not Qualified - Not Qualified Not Qualified -
refresh cycle 8192 8192 8192 8192 - 8192 8192 -
Continuous burst length 4,8 4,8 4,8 4,8 - 4,8 4,8 -
Maximum standby current 0.012 A 0.012 A 0.012 A 0.012 A - 0.012 A 0.012 A -
Maximum slew rate 0.205 mA 0.22 mA 0.205 mA 0.21 mA - 0.22 mA 0.21 mA -
Base Number Matches 1 1 1 1 1 1 1 -

Recommended Resources

Timing Constraint Issues
The input clock is ddr_ck/ddr_ckn, which generates a 270-degree phase shift through dcm and is output as clk1X. clk1X is used as the working clock of the entire system. ddr_ck/ddr_ckn is required to b...
eeleader FPGA/CPLD
Question + Can BeagleBone be programmed via Maltab like DSP2818?
Can BeagleBone be programmed via Maltab like DSP2818? I haven't used it, but I saw this activity in the forum!...
fxw451 DSP and ARM Processors
【Nucleo In-depth Review】Nucleo-L053 joins CoOS...
Nucleo-L053 adds CoOS operating system. For details about CoOS, please visit [url=http://www.coocox.org]http://www.coocox.org[/url]. CooCox CoOS CooCox CoOS is a real-time system kernel designed for A...
水清波 MCU
Easy to get started with C language ---------For beginners
Dedicated to those studious comrades who have never learned or are new to C language.If you don’t understand something, you can raise it and we can discuss and improve together! ! !...
book11 51mcu
Newbie asks for IAR open file error problem, cc2530
Error[e12]: Unable to open file 'C:\Program Files\IAR Systems\Embedded Workbench 6.0 Evaluation_3\8051\config\ devices\derivatives\lnk51ew_.xcl'...
渔民射手 RF/Wirelessly
ADS1100 16-bit analog-to-digital converter based on I2C bus
ADS1100 16 - bit analog -to- digital converter based on I2C bus   ADS1100 is a continuous self-calibrating analog / digital ( A/D ) converter powered by a single 2.7V ~ 5.5V power supply. It has the a...
feifei Test/Measurement

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1450  2051  753  2315  2823  30  42  16  47  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号