EEWORLDEEWORLDEEWORLD

Part Number

Search

IS41LV44052-60J

Description
Fast Page DRAM, 4MX4, 60ns, CMOS, PDSO24, 0.300 INCH, SOJ-24
Categorystorage    storage   
File Size134KB,17 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric Compare View All

IS41LV44052-60J Overview

Fast Page DRAM, 4MX4, 60ns, CMOS, PDSO24, 0.300 INCH, SOJ-24

IS41LV44052-60J Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeSOJ
package instruction0.300 INCH, SOJ-24
Contacts24
Reach Compliance Codeunknown
ECCN codeEAR99
access modeFAST PAGE
Maximum access time60 ns
Other featuresRAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
I/O typeCOMMON
JESD-30 codeR-PDSO-J24
JESD-609 codee0
length17.145 mm
memory density16777216 bit
Memory IC TypeFAST PAGE DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals24
word count4194304 words
character code4000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4MX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Encapsulate equivalent codeSOJ24/26,.34
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle2048
Maximum seat height3.556 mm
self refreshNO
Maximum standby current0.0005 A
Maximum slew rate0.11 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
Base Number Matches1
IS41C4405
X
IS41LV4405
X
S
ERIES
4M x 4 (16-MBIT) DYNAMIC RAM
WITH FAST PAGE MODE
FEATURES
• Fast Page Mode Access Cycle
• TTL compatible inputs and outputs
• Refresh Interval:
-- 2,048 cycles/32 ms
-- 4,096 cycles/64 ms
• Refresh Mode:
RAS-Only,
CAS-before-RAS
(CBR), and Hidden
• Single power supply:
5V±10% or 3.3V ± 10%
• Byte Write and Byte Read operation via two
CAS
• Industrial temperature range -40°C to 85°C
ISSI
JUNE 2001
DESCRIPTION
®
The
ISSI
4405x Series is a 4,194,304 x 4-bit high-performance
CMOS Dynamic Random Access Memory. The Fast
Page Mode allows 2,048 or 4096 random accesses within
a single row with access cycle time as short as 20 ns per
4-bit word.
These features make the 4405x Series ideally suited for
high-bandwidth graphics, digital signal processing,
high-performance computing systems, and peripheral
applications.
The 4405x Series is packaged in a 24-pin 300-mil SOJ
with JEDEC standard pinouts.
PRODUCT SERIES OVERVIEW
Part No.
IS41C44052
IS41C44054
IS41LV44052
IS41LV44054
Refresh
2K
4K
2K
4K
Voltage
5V ± 10%
5V ± 10%
3.3V ± 10%
3.3V ± 10%
KEY TIMING PARAMETERS
Parameter
RAS
Access Time (t
RAC
)
CAS
Access Time (t
CAC
)
Column Address Access Time (t
AA
)
Fast Page Mode Cycle Time (t
PC
)
Read/Write Cycle Time (t
RC
)
-50
50
13
25
20
84
-60
60
15
30
25
104
Unit
ns
ns
ns
ns
ns
PIN CONFIGURATION
24 (26) Pin SOJ
PIN DESCRIPTIONS
A0-A11
VCC
I/O0
I/O1
WE
RAS
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
GND
I/O3
I/O2
CAS
OE
A9
A8
A7
A6
A5
A4
GND
Address Inputs (4K Refresh)
Address Inputs (2K Refresh)
Data Inputs/Outputs
Write Enable
Output Enable
Row Address Strobe
Column Address Strobe
Power
Ground
No Connection
A0-A10
I/O0-3
WE
OE
RAS
CAS
Vcc
GND
NC
*A11(NC)
A10
A0
A1
A2
A3
VCC
* A11 is NC for 2K Refresh devices.
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. C
06/24/01
1

IS41LV44052-60J Related Products

IS41LV44052-60J IS41LV44054-60JI IS41LV44054-60J IS41LV44054-50JI IS41LV44054-50J IS41LV44052-60JI IS41LV44052-50JI IS41LV44052-50J
Description Fast Page DRAM, 4MX4, 60ns, CMOS, PDSO24, 0.300 INCH, SOJ-24 Fast Page DRAM, 4MX4, 60ns, CMOS, PDSO24, 0.300 INCH, SOJ-24 Fast Page DRAM, 4MX4, 60ns, CMOS, PDSO24, 0.300 INCH, SOJ-24 Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.300 INCH, SOJ-24 Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.300 INCH, SOJ-24 Fast Page DRAM, 4MX4, 60ns, CMOS, PDSO24, 0.300 INCH, SOJ-24 Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.300 INCH, SOJ-24 Fast Page DRAM, 4MX4, 50ns, CMOS, PDSO24, 0.300 INCH, SOJ-24
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible incompatible incompatible
Parts packaging code SOJ SOJ SOJ SOJ SOJ SOJ SOJ SOJ
package instruction 0.300 INCH, SOJ-24 0.300 INCH, SOJ-24 0.300 INCH, SOJ-24 SOJ, SOJ24/26,.34 0.300 INCH, SOJ-24 0.300 INCH, SOJ-24 0.300 INCH, SOJ-24 0.300 INCH, SOJ-24
Contacts 24 24 24 24 24 24 24 24
Reach Compliance Code unknown unknow unknow not_compliant unknown unknown unknown unknown
ECCN code EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
access mode FAST PAGE FAST PAGE FAST PAGE FAST PAGE FAST PAGE FAST PAGE FAST PAGE FAST PAGE
Maximum access time 60 ns 60 ns 60 ns 50 ns 50 ns 60 ns 50 ns 50 ns
Other features RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
I/O type COMMON COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 code R-PDSO-J24 R-PDSO-J24 R-PDSO-J24 R-PDSO-J24 R-PDSO-J24 R-PDSO-J24 R-PDSO-J24 R-PDSO-J24
JESD-609 code e0 e0 e0 e0 e0 e0 e0 e0
length 17.145 mm 17.145 mm 17.145 mm 17.145 mm 17.145 mm 17.145 mm 17.145 mm 17.145 mm
memory density 16777216 bit 16777216 bi 16777216 bi 16777216 bit 16777216 bit 16777216 bit 16777216 bit 16777216 bit
Memory IC Type FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM FAST PAGE DRAM
memory width 4 4 4 4 4 4 4 4
Number of functions 1 1 1 1 1 1 1 1
Number of ports 1 1 1 1 1 1 1 1
Number of terminals 24 24 24 24 24 24 24 24
word count 4194304 words 4194304 words 4194304 words 4194304 words 4194304 words 4194304 words 4194304 words 4194304 words
character code 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 70 °C 85 °C 70 °C 85 °C 70 °C 85 °C 85 °C 70 °C
organize 4MX4 4MX4 4MX4 4MX4 4MX4 4MX4 4MX4 4MX4
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOJ SOJ SOJ SOJ SOJ SOJ SOJ SOJ
Encapsulate equivalent code SOJ24/26,.34 SOJ24/26,.34 SOJ24/26,.34 SOJ24/26,.34 SOJ24/26,.34 SOJ24/26,.34 SOJ24/26,.34 SOJ24/26,.34
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
refresh cycle 2048 4096 4096 4096 4096 2048 2048 2048
Maximum seat height 3.556 mm 3.556 mm 3.556 mm 3.556 mm 3.556 mm 3.556 mm 3.556 mm 3.556 mm
self refresh NO NO NO NO NO NO NO NO
Maximum standby current 0.0005 A 0.0005 A 0.0005 A 0.0005 A 0.0005 A 0.0005 A 0.0005 A 0.0005 A
Maximum slew rate 0.11 mA 0.11 mA 0.11 mA 0.12 mA 0.12 mA 0.11 mA 0.12 mA 0.12 mA
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V 3 V 3 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form J BEND J BEND J BEND J BEND J BEND J BEND J BEND J BEND
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm 7.62 mm
Base Number Matches 1 1 1 1 1 1 1 1
Maker Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) - Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI )
Flash and file information storage path problem
I would like to ask how the file storage path is determined in embedded systems. Take Spreadtrum platform as an example. What is the storage process? How is it implemented in the driver?...
KESKY Embedded System
[2011 National Competition Question Discussion Post] Question H: Waveform Acquisition, Storage and Playback System
The 2011 National College Student Competition test paper has been announced. If contestants have any questions about Question H of the competition, they can post them here !We look forward to the enth...
EEWORLD社区 Electronics Design Contest
Does anyone know how to initialize the input capture function of GD32?
The following code is the input capture function of GD32F303CBT6 that I wrote according to the information on the Internet. It uses PA0 and TIME4_CH0. The PA0 pin has input a 50% signal of 1KHZ. #incl...
bigbat GD32 MCU
Detailed information about FUTABA S3010
I have collected relatively complete information from the Internet. You can take a look if you need it, and you don't have to look for it everywhere....
范小川 NXP MCU
Wi-Fi Direct, this technology is quite interesting, who has paid attention to it?
I was looking up information online these days, and suddenly found an interesting technology. Let's take a look at the introduction of the Wi-Fi Alliance: [url=http://www.wi-fi.org/discover-wi-fi/wi-f...
fish001 RF/Wirelessly
Intel SoC FPGA Developer Forum (ISDF) pre-registration and gift-giving event has begun! ! ! (Awards have been awarded)
[align=left][color=#000000][url=https://bbs.eeworld.com.cn/thread-506105-1-1.html]This event has been awarded[/url] [/color]After Intel completed the acquisition of Altera, Altera SoC Developer Forum ...
EEWORLD社区 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 577  35  2693  1200  161  12  1  55  25  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号