71V67803S133PFG8 datasheet, PDF

Datasheet> All Categories > storage> storage> 71V67803S133PFG8

71V67803S133PFG8: DescriptionTQFP-100, Reel; Categorystorage storage; File Size401KB，21 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

71V67803S133PFG8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	71V67803S133PFG8	-	-	View	Buy Now

71V67803S133PFG8 Overview

TQFP-100, Reel

71V67803S133PFG8 Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	LQFP, QFP100,.63X.87
Contacts	100
Manufacturer packaging code	PKG100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Samacsys Description	TQFP 14.0 X 20.0 X 1.4 MM
Maximum access time	4.2 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.05 A
Minimum standby current	3.14 V
Maximum slew rate	0.26 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

256K X 36, 512K X 18

IDT71V67603/Z

3.3V Synchronous SRAMs

IDT71V67803/Z

3.3V I/O, Burst Counter

Pipelined Outputs, Single Cycle Deselect

◆

Features

◆

256K x 36, 512K x 18 memory configurations

Supports high system speed:

– 166MHz 3.5ns clock access time

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte

write enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin thin plastic quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA).

Description

The IDT71V67603/7803 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,

data, address and control registers. Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67603/7803 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-

pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165

fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5310 tbl 01

NOTE:

and

are not applicable for the IDT71V67802.

FEBRUARY 2009

DSC-5310/07

Recommended Resources

KD9562B light controlled music circuit

Simple light-controlled street light circuit (4)

Universal timing controller circuit

Pronunciation logic tester

Low light indicator circuit

Circuit that uses photoconductive emitting elements to detect tiny displacements

Pre-registration for the prize live broadcast | TI Matter solutions help smart home innovation: Live Topic: TI Matter Solutions Help Smart Home Innovation Live broadcast time: December 23, 2022 (Friday) 10:00-11:00 am Introduction Recently, the CSA Connectivity Standards Alliance and its members...; EEWORLD社区 Integrated technical exchanges

How to analyze this overcurrent protection design?: [i=s]This post was last edited by Plakatu on 2022-12-13 12:54[/i]Image Description: The above picture shows the overcurrent protection design. It is divided into 3 parts. 1. After IV conversion, the c...; 普拉卡图 Analog electronics

What courses should test engineers take?: Phase 1 - Test environment operation and maintenance Learn the basic operations and command applications of the Linux operating system, use Shell scripts to write basic Shell programs in the Linux sys...; huaqingyuanjian Test/Measurement

Explore the meaning of Matter with Infineon!: Today’s smart home products are often complex to operate, insecure, and often incompatible. Users buy a device and find that different brands of devices don’t talk to each other. Sometimes the setup i...; EEWORLD社区 RF/Wirelessly

[ ST NUCLEO-U575ZI-Q Review] Share the machine-translated manual: The English of the manual "um2861-stm32u5-nucleo144-board-mb1549-stmicroelectronics.pdf" is a bit difficult to read, so I used a machine translation here. The combination of Chinese and English may be...; lugl4313820 RF/Wirelessly

[ ST NUCLEO-U575ZI-Q Review] FREERTOS - Multi-parameter structure transfer: This time the example is to create a program that makes two LEDs flash, with different flashing times. How can we pass different parameters into the same program to achieve the function? First write a...; lugl4313820 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components