EEWORLDEEWORLDEEWORLD

Part Number

Search

M5LV-384/104-15AI

Description
EE PLD, 7.5 ns, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size536KB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

M5LV-384/104-15AI Overview

EE PLD, 7.5 ns, PQFP100

M5LV-384/104-15AI Parametric

Parameter NameAttribute value
Number of input and output buses74
Number of terminals100
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
stateTransferred
Programmable logic typeEE PLD
clock_frequency_max71.4 MHz
in_system_programmableYES
jesd_30_codeS-PQFP-G100
jtag_bsYES
Dedicated input quantity0.0
umber_of_macro_cells128
organize0 DEDICATED INPUTS, 74 I/O
Output functionMACROCELL
Packaging MaterialsPLASTIC/EPOXY
ckage_codeQFP
ckage_equivalence_codeQFP100,.63SQ,20
packaging shapeSQUARE
Package SizeFLATPACK
wer_supplies3.3
gation_delay7.5 ns
qualification_statusCOMMERCIAL
sub_categoryProgrammable Logic Devices
Rated supply voltage3.3 V
Minimum supply voltage3 V
Maximum supply voltage3.6 V
surface mountYES
CraftsmanshipCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal spacing0.5000 mm
Terminal locationQUAD
dditional_feature128 MACROCELLS
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automat
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystem
and System General
Publication#
20446
Amendment/
0
Rev:
I
Issue Date:
September 2000
Problems with FPGA-based stereo matching
I am in my second year of graduate school and am about to start a project to implement stereo matching of two images using FPGA. As a beginner in FPGA, I don't know how to do it? What knowledge of FPG...
yuechenping FPGA/CPLD
Timing constraint problem
I have no way to constrain the clock. This is what happens. I commented out the automatically generated one, but it still doesn't work. Ignored create_clock: Incorrect assignment for clock. Source nod...
3008202060 FPGA/CPLD
Sensor innovation is difficult: Which is lagging behind, technology or development?
"Who can give me a better sensor, a sensor that surpasses Xiaomi? No need to talk to me about cost." - Ding Xianfeng of Huawei "There are good technologies, but due to lack of application scenarios or...
azhiking Integrated technical exchanges
SimpliciTi power consumption problem
I would like to ask you guys, how can I reduce the power consumption of the ED end of the SimpliciTi official routine? I tested it on the EM-CC430-6137 experimental board and it was not less than 2mA....
wh87053 RF/Wirelessly
The earliest taximeter
This is the odometer invented by Vitruvius in the 1st century BC, which is what we now call a taximeter. I didn’t expect that Grandpa Vitruvius would not only write "Ten Books on Architecture", but al...
xyh_521 Creative Market
(Repost) Everything can be Linux: Martin released 18 patches to allow M1 Mac to initially run Linux
Reprinted from: https://www.cnbeta.com/articles/tech/1087081.htmSecurity company Corelium is working on advancing Linux distributions for M1 Mac devices, and announced last month that it had initially...
dcexpert Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1999  657  1373  2538  835  41  14  28  52  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号