EEWORLDEEWORLDEEWORLD

Part Number

Search

M5LV-320/256-15AC

Description
EE PLD, 7.5 ns, PQFP100
Categorysemiconductor    Programmable logic devices   
File Size536KB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

M5LV-320/256-15AC Overview

EE PLD, 7.5 ns, PQFP100

M5LV-320/256-15AC Parametric

Parameter NameAttribute value
Number of input and output buses74
Number of terminals100
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
stateTransferred
Programmable logic typeEE PLD
clock_frequency_max71.4 MHz
in_system_programmableYES
jesd_30_codeS-PQFP-G100
jtag_bsYES
Dedicated input quantity0.0
umber_of_macro_cells128
organize0 DEDICATED INPUTS, 74 I/O
Output functionMACROCELL
Packaging MaterialsPLASTIC/EPOXY
ckage_codeQFP
ckage_equivalence_codeQFP100,.63SQ,20
packaging shapeSQUARE
Package SizeFLATPACK
wer_supplies3.3
gation_delay7.5 ns
qualification_statusCOMMERCIAL
sub_categoryProgrammable Logic Devices
Rated supply voltage3.3 V
Minimum supply voltage3 V
Maximum supply voltage3.6 V
surface mountYES
CraftsmanshipCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal spacing0.5000 mm
Terminal locationQUAD
dditional_feature128 MACROCELLS
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automat
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystem
and System General
Publication#
20446
Amendment/
0
Rev:
I
Issue Date:
September 2000
USB enumeration process help
I am testing the UTMI high-speed interface chip I made. I use FPGA to simulate the device, and then connect the UTMI to the computer for communication. There is no problem with the handshake process a...
eeleader FPGA/CPLD
STM32 power indicator
I connected the STM32 board to the computer via USB, but the power indicator on the board is not always on, but flickers on and off? What's going on? Is the voltage insufficient? Or is the voltage too...
lis stm32/stm8
On WinCE 5.0+2443 platform, Flash is suspended (Sleep or Suspend) and cannot be awakened (Resume or Wakeup)
Description of the phenomenon: 1. Under normal working conditions, WinCE 5.0+2443 platform detects that the HW Button is pressed in the PowerButton Driver, and broadcasts a message WM_OEM_POWERBUTTON_...
geniusxsy Embedded System
Graduation Thesis Design--Signal Generator Design Based on 89S51
:lol :lol My graduation thesis design. Including source code, simulation program, PCB diagram! [size=10.5pt][color=#000000][/color][/size] Link: [url=https://bbs.eeworld.com.cn/viewthread.php?tid=7486...
cqzy6666 51mcu
Why can't I download the program using the stc12 microcontroller? I am using a SMD microcontroller.
Why can't I download the program to the stc12 microcontroller? I am using a SMD microcontroller. I would like to ask if you have any comments or suggestions. Please feel free to give me your advice. I...
loadinghl 51mcu
msp430 I2C communication
I've been studying the I2C module of MSP430F5438 recently, and I found that there aren't many related data and examples on the Internet. Most of the I2C communication is simulated using IO ports. Does...
sanlin1997 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1210  2656  2139  1192  1188  25  54  44  24  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号