M5-256/104-5HI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> M5-256/104-5HI

M5-256/104-5HI: DescriptionEE PLD, 7.5 ns, PQFP100; Categorysemiconductor Programmable logic devices; File Size536KB，47 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

M5-256/104-5HI Overview

EE PLD, 7.5 ns, PQFP100

M5-256/104-5HI Parametric

Parameter Name	Attribute value
Number of input and output buses	74
Number of terminals	100
Minimum operating temperature	0.0 Cel
Maximum operating temperature	70 Cel
state	Transferred
Programmable logic type	EE PLD
clock_frequency_max	71.4 MHz
in_system_programmable	YES
jesd_30_code	S-PQFP-G100
jtag_bs	YES
Dedicated input quantity	0.0
umber_of_macro_cells	128
organize	0 DEDICATED INPUTS, 74 I/O
Output function	MACROCELL
Packaging Materials	PLASTIC/EPOXY
ckage_code	QFP
ckage_equivalence_code	QFP100,.63SQ,20
packaging shape	SQUARE
Package Size	FLATPACK
wer_supplies	3.3
gation_delay	7.5 ns
qualification_status	COMMERCIAL
sub_category	Programmable Logic Devices
Rated supply voltage	3.3 V
Minimum supply voltage	3 V
Maximum supply voltage	3.6 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	QUAD
dditional_feature	128 MACROCELLS

Preview

Download Datasheet

View All

MACH 5 CPLD Family

Fifth Generation MACH Architecture

FEATURES

High logic densities and I/Os for increased logic integration

— 128 to 512 macrocell densities

— 68 to 256 I/Os

Wide selection of density and I/O combinations to support most application needs

— 6 macrocell density options

— 7 I/O options

— Up to 4 I/O options per macrocell density

— Up to 5 density & I/O options for each package

Performance features to ﬁt system needs

— 5.5 ns t

Commercial, 7.5 ns t

Industrial

— 182 MHz f

CNT

— Four programmable power/speed settings per block

Flexible architecture facilitates logic design

— Multiple levels of switch matrices allow for performance-based routing

— 100% routability and pin-out retention

— Synchronous and asynchronous clocking, including dual-edge clocking

— Asynchronous product- or sum-term set or reset

— 16 to 64 output enables

— Functions of up to 32 product terms

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— IEEE 1149.1 compliant for boundary scan testing

— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Por

— PCI compliant (-5/-6/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system design

— Bus-Friendly™ Inputs & I/Os

— Individual output slew rate control

— Hot socketing

— Programmable security bit

Advanced E

CMOS process provides high performance, cost effective solutions

Supported by ispDesignEXPERT™ software for rapid logic development

— Supports HDL design methodologies with results optimized for MACH 5 devices

— Flexibility to adapt to user requirements

— Software partnerships that ensure customer success

Lattice and Third-party hardware programming support

— LatticePRO™ software for in-system programmability support on PCs and Automat

Equipment

— Programming support on all major programmers including Data I/O, BP Microsystem

and System General

Publication#

20446

Amendment/

Rev:

Issue Date:

September 2000

Recommended Resources

What is the structure and application of SMA connector?

Amplitude modulation detector circuit using ULN2209 and MC1496K

Capacitance multiplier circuit diagram

Dimming circuit controlled by UJT

555 radio doubles as wireless remote control switch additional device circuit

Temperature control closed protection circuit

DSP C6000 Interrupt Summary: 1. Interrupt-related concepts Interrupt process ---------------------------------- You are playing chess, and suddenly the phone rings. You go back to the room to answer the phone, and then come back ...; Aguilera Microcontroller MCU

Fujitsu chip application: [url=http://www.fujitsu.com/cn/fss/freesample/]http://www.fujitsu.com/cn/fss/freesample/[/url]If you need it, you can apply. The application speed is good this time, and I got a reply in less than 1 w...; ltbytyn DIY/Open Source Hardware

The Road to OO System Designer--Analysis Model Series (3)--Adjustment and Optimization of Analysis Model: The sketch represents the realization of the requirements and is a detailed disclosure. The subsequent optimization and adjustment are based on this. The main inputs: sketches, system architecture, bu...; xitong RF/Wirelessly

Communication method of RS232 interface to USB interface: As a new PC interconnection protocol, USB makes the connection of peripherals to computers more efficient and convenient. This interface is suitable for a variety of devices. It is not only fast, plug...; totopper Industrial Control Electronics

How to input consecutive numbers 1234 using 4X4 matrix keyboard (Verilog): module key4x4 ( clk, rst_n, col, row, key_val ); input clk; input rst_n; input [3:0] row; // matrix keyboard row output reg [3:0] col; // matrix keyboard column output reg [3:0] key_val; // keyboard v...; yuxuanwlfei FPGA/CPLD

Lost a USB drive: Oh, there are so many materials, including MicroPython code. It seems that I have to go back to the hard disk mode. . . . . Xinxin asked with a smile, why not git? . . ....; johnrey MicroPython Open Source section

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components