EEWORLDEEWORLDEEWORLD

Part Number

Search

IS62VV25616LL-85TI

Description
Standard SRAM, 256KX16, 85ns, CMOS, PDSO44, TSOP2-44
Categorystorage    storage   
File Size52KB,10 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric Compare View All

IS62VV25616LL-85TI Overview

Standard SRAM, 256KX16, 85ns, CMOS, PDSO44, TSOP2-44

IS62VV25616LL-85TI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeTSOP2
package instructionTSOP2-44
Contacts44
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time85 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G44
JESD-609 codee0
length18.41 mm
memory density4194304 bit
Memory IC TypeSTANDARD SRAM
memory width16
Number of functions1
Number of terminals44
word count262144 words
character code256000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize256KX16
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSOP44,.46,32
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.8 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.000005 A
Minimum standby current1 V
Maximum slew rate0.02 mA
Maximum supply voltage (Vsup)2.25 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
Base Number Matches1
IS62VV25616LL
256K x 16 LOW VOLTAGE, 1.8V ULTRA
LOW POWER CMOS STATIC RAM
FEATURES
• High-speed access time: 70, 85, ns
• CMOS low power operation
– 36 mW (typical) operating
– 9 µW (typical) CMOS standby
• Single 1.7V- 2.25 V
DD
power supply
• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial temperature available
• Available in the 44-pin TSOP (Type II) and
48-pin mini BGA (7.2mm x 8.7mm)
ISSI
AUGUST 2002
®
DESCRIPTION
The
ISSI
IS62VV25616LL is a high-speed, 4,194,304 bit
static RAMs organized as 262,144 words by 16 bits. They
are fabricated using
ISSI
's high-performance CMOS
technology. This highly reliable process coupled with
innovative circuit design techniques, yields high-
performance and low power consumption devices.
For the IS62VV25616LL, when
CE
is HIGH (deselected)
or
CE
is low and both
LB
and
UB
are HIGH, the device
assumes a standby mode at which the power dissipation
can be reduced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs,
CE
and
OE.
The active LOW
Write Enable (WE) controls both writing and reading of the
memory. A data byte allows Upper Byte (UB) and Lower
Byte (LB) access.
The IS62VV25616LL is packaged in the JEDEC standard
44-pin TSOP (Type II) and 48-pin mini BGA (7.2mm x 8.7mm).
FUNCTIONAL BLOCK DIAGRAM
A0-A17
DECODER
256K x 16
MEMORY ARRAY
V
DD
GND
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
I/O
DATA
CIRCUIT
COLUMN I/O
CE
OE
WE
UB
LB
CONTROL
CIRCUIT
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. B
08/07/02
1

IS62VV25616LL-85TI Related Products

IS62VV25616LL-85TI IS62VV25616LL-85M IS62VV25616LL-85T IS62VV25616LL-85MI
Description Standard SRAM, 256KX16, 85ns, CMOS, PDSO44, TSOP2-44 Standard SRAM, 256KX16, 85ns, CMOS, PBGA48, 7.20 X 8.70 MM, MINI, BGA-48 Standard SRAM, 256KX16, 85ns, CMOS, PDSO44, TSOP2-44 Standard SRAM, 256KX16, 85ns, CMOS, PBGA48, 7.20 X 8.70 MM, MINI, BGA-48
Is it lead-free? Contains lead Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible incompatible
Maker Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI )
Parts packaging code TSOP2 BGA TSOP2 BGA
package instruction TSOP2-44 7.20 X 8.70 MM, MINI, BGA-48 TSOP2-44 7.20 X 8.70 MM, MINI, BGA-48
Contacts 44 48 44 48
Reach Compliance Code compliant compliant compliant compliant
ECCN code 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
Maximum access time 85 ns 85 ns 85 ns 85 ns
I/O type COMMON COMMON COMMON COMMON
JESD-30 code R-PDSO-G44 R-PBGA-B48 R-PDSO-G44 R-PBGA-B48
JESD-609 code e0 e0 e0 e0
length 18.41 mm 8.7 mm 18.41 mm 8.7 mm
memory density 4194304 bit 4194304 bit 4194304 bit 4194304 bit
Memory IC Type STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM
memory width 16 16 16 16
Number of functions 1 1 1 1
Number of terminals 44 48 44 48
word count 262144 words 262144 words 262144 words 262144 words
character code 256000 256000 256000 256000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 85 °C 70 °C 70 °C 85 °C
organize 256KX16 256KX16 256KX16 256KX16
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSOP2 LFBGA TSOP2 LFBGA
Encapsulate equivalent code TSOP44,.46,32 BGA48,6X8,30 TSOP44,.46,32 BGA48,6X8,30
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE GRID ARRAY, LOW PROFILE, FINE PITCH SMALL OUTLINE, THIN PROFILE GRID ARRAY, LOW PROFILE, FINE PITCH
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 1.8 V 1.8 V 1.8 V 1.8 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.3 mm 1.2 mm 1.3 mm
Maximum standby current 0.000005 A 0.000005 A 0.000005 A 0.000005 A
Minimum standby current 1 V 1 V 1 V 1 V
Maximum slew rate 0.02 mA 0.015 mA 0.015 mA 0.02 mA
Maximum supply voltage (Vsup) 2.25 V 2.25 V 2.25 V 2.25 V
Minimum supply voltage (Vsup) 1.7 V 1.7 V 1.7 V 1.7 V
Nominal supply voltage (Vsup) 1.8 V 1.8 V 1.8 V 1.8 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL COMMERCIAL COMMERCIAL INDUSTRIAL
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form GULL WING BALL GULL WING BALL
Terminal pitch 0.8 mm 0.75 mm 0.8 mm 0.75 mm
Terminal location DUAL BOTTOM DUAL BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 10.16 mm 7.2 mm 10.16 mm 7.2 mm
Base Number Matches 1 1 1 1
Can anyone tell me how to separate pins 16,17 and 32,33?
Why are pins 7 and 8 of J6 and pin 67 of J2 connected to GPIO16 and 17 on the 28027 board?...
伤心起航 Microcontroller MCU
Senior FPGA Engineer (Military Project Direction)
Job Responsibilities: 1. Design, develop, debug, maintain and manage FPGA interface logic that meets the functional and performance requirements 2. Be responsible for FPGA interface logic design, simu...
umiko_zb Recruitment
Pressure transmitter zero migration and differential pressure transmitter zero migration
[font=微软雅黑][color=#000000][size=3]Pressure transmitters and differential pressure transmitters are mostly equipped with a "zero point migration" device, which can migrate the zero point of the transmi...
swp111 Industrial Control Electronics
The STM32+ucos2 program has been compiled and downloaded to the board, but why is the light not on?
It is very simple to verify it with a multi-task running light program. Why is the light not on? The kernel of UCOS is downloaded from the official website. Please explain int main(void) { #if (OS_TAS...
小小小小菜鸟 stm32/stm8
【Signal Processing】:Principle and Implementation of FPGA Digital Signal Processing
This article includes 3 sections: "Signal Detection Theory", "Noise and Its Processing", and "Digital Signal and Its Processing" [[i] This post was last edited by liuceone on 2011-12-8 14:51 [/i]]...
liuceone FPGA/CPLD
【CN0015】AD5383 channel monitoring function
Circuit Function and BenefitsIn a multichannel DAC system, being able to monitor all outputs at a single point is a major advantage for troubleshooting and diagnostic analysis. This circuit provides m...
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 248  691  1911  2100  1817  5  14  39  43  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号