EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPA14-D-30T-FREQ

Description
LVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, DIP-14/4
CategoryPassive components    oscillator   
File Size115KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GPA14-D-30T-FREQ Overview

LVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, DIP-14/4

3GPA14-D-30T-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Reach Compliance Codecompliant
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate30 ppm
frequency stability25%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency240 MHz
Minimum operating frequency60 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size20.2mm x 12.8mm x 5.08mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
14 pin Dual-in-Line
Frequency range 60MHz to 240MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.2ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPA14 VCXOs are packaged in a 14 pin dual-in-line package. Typical
phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
GPA14 PECL VCXO
60.0MHz to 240.0MHz
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Peak to Peak Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented - 4 pin package
Fully compliant or non-compliant
PART NUMBERING
Example:
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
3GPA14G-B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GPA14
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Commonly used algorithms for drones - Kalman filter (XI)
4.3 Jacobian Matrix The Jacobian matrix is widely used in various occasions. The Jacobian is the differential ratio of the output to the input, indicating the influence of the change (differential) of...
sigma Robotics Development
I have a project to do, but I don't know how to design the circuit. Can someone give me some guidance?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:23[/i] Design TaskDesign a ZigBee wireless communication system with voice recording and playback functions. II. Design Requirements1. Basic ...
hyq11 Electronics Design Contest
What is PWM "dead zone"?
PWM is pulse width modulation. In power electronics, the most commonly used are rectification and inversion. This requires the use of rectifier bridges and inverter bridges. For three-phase electricit...
qwqwqw2088 Analogue and Mixed Signal
E-sports data: Design and practice of common analog systems for e-sports based on TI devices - high-speed DAC module design
High-speed DAC module designThe high-speed DAC module includes two circuits: D/A output and signal conditioning. Most of the controlled objects are voltage-controlled, while most high-speed D/A chips ...
Jacktang Electronics Design Contest
Does anyone use EAGLE to draw PCB?
RT, the 3D effect of this software is quite powerful! ~...
wanghongyang PCB Design
My brief understanding of Sitara
[size=4]I have made some simple understanding of Sitara: [/size] [size=4] TI's arm9 is different from other ARM9 products. TI's products are highly integrated with various major interfaces, such as se...
IC爬虫 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1017  433  1588  1668  2670  21  9  32  34  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号