EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9851101QZB

Description
Field Programmable Gate Array, 2304 CLBs, 40000 Gates, 166MHz, CMOS, CQFP228, CERAMIC, QFP-228
CategoryProgrammable logic devices    Programmable logic   
File Size178KB,22 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

5962-9851101QZB Overview

Field Programmable Gate Array, 2304 CLBs, 40000 Gates, 166MHz, CMOS, CQFP228, CERAMIC, QFP-228

5962-9851101QZB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1508007880
Parts packaging codeQFP
package instructionGQFF,
Contacts228
Reach Compliance Codeunknown
ECCN code3A001.A.2.C
Other featuresMAXIMUM USABLE GATES 130000
maximum clock frequency166 MHz
Combined latency of CLB-Max1.6 ns
JESD-30 codeS-CQFP-F228
JESD-609 codee0
length39.37 mm
Configurable number of logic blocks2304
Equivalent number of gates40000
Number of terminals228
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize2304 CLBS, 40000 GATES
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeGQFF
Package shapeSQUARE
Package formFLATPACK, GUARD RING
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height3.302 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch0.635 mm
Terminal locationQUAD
width39.37 mm
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
0
R
QPRO XQ4000XL Series QML
High-Reliability FPGAs
0
2
DS029 (v2.0) March 7, 2014
Product Specification
Development system runs on most common computer
platforms
- Interfaces to popular design environments
- Fully automatic mapping, placement and routing
- Interactive design editor for design optimization
Highest capacity—over 180,000 usable gates
Additional routing over XQ4000E
- Almost twice the routing capacity for high-density
designs
Buffered Interconnect for maximum speed
New latch capability in configurable logic blocks
Improved VersaRing™ I/O interconnect for better Fixed
pinout flexibility
- Virtually unlimited number of clock signals
Optional multiplexer or 2-input function generator on
device outputs
5V tolerant I/Os
0.35
µm
SRAM process
XQ4000X Series Features
Certified to MIL-PRF-38535 Appendix A QML
(Qualified Manufacturer Listing)
Ceramic and plastic packages
Also available under the following standard microcircuit
drawings (SMD)
- XQ4013XL 5962-98513
- XQ4036XL 5962-98510
- XQ4062XL 5962-98511
- XQ4085XL 5962-99575
For more information contact the Defense Supply
Center Columbus (DSCC)
http://www.dscc.dla.mis/v/va/smd/smdsrch.html
Available in -3 speed
System featured Field-Programmable Gate Arrays
- SelectRAM™ memory: on-chip ultra-fast RAM with
·
synchronous write option
·
dual-port RAM option
- Abundant flip-flops
- Flexible function generators
- Dedicated high-speed carry logic
- Wide edge decoders on each edge
- Hierarchy of interconnect lines
- Internal 3-state bus capability
- Eight global low-skew clock or signal distribution
networks
Introduction
The QPRO™ XQ4000XL Series high-performance,
high-capacity Field Programmable Gate Arrays (FPGAs)
provide the benefits of custom CMOS VLSI, while avoiding
the initial cost, long development cycle, and inherent risk of
a conventional masked gate array.
The result of thirteen years of FPGA design experience and
feedback from thousands of customers, these FPGAs com-
bine architectural versatility, on-chip Select-RAM memory
with edge-triggered and dual-port modes, increased speed,
abundant routing resources, and new, sophisticated
soft-ware to achieve fully automated implementation of
complex, high-density, high-performance designs.
Refer to the complete Commercial XC4000XL Series Field
Programmable Gate Arrays Data Sheet for more informa-
tion on device architecture and timing, and the latest Xilinx
databook for package pinouts other than the CB228
(included in this data sheet). (Pinouts for XQ4000XL device
are identical to XC4000XL.)
System performance beyond 50 MHz
Flexible array architecture
Low power segmented routing architecture
Systems-oriented features
- IEEE 1149.1-compatible boundary scan logic
support
- Individually programmable output slew rate
- Programmable input pull-up or pull-down resistors
- 12 mA sink current per XQ4000XL output
Configured by loading binary file
- Unlimited reprogrammability
Readback capability
- Program verification
- Internal node observability
© 2000–2014 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
DS029 (v2.0) March 7, 2014
Product Specification
www.xilinx.com
1
What are the uses of SVC and PendSV exceptions?
System abnormalityThe Cortex-M architecture supports a variety of system exceptions and interrupts. Numbers 0 to 15 are exceptions, and numbers 16 and above are interrupts. In detail, interrupts and e...
MamoYU Embedded System
CNC machine tool development?
What software should I use to develop the control system of a CNC machine tool? What software should I use to simulate it? Thank you!...
mun0000 Embedded System
Apply for the PSoC4 Cortex-M0 development board for free, share your experience and win a surprise gift!
Cypress and EEWORLD jointly held a large-scale free trial of the PSoC 4 ARM Cortex-M0 development board! The boards will be distributed through various channels such as online, offline, and university...
苏莎莎 MCU
How to learn C language
I want to learn C language now, but I didn't understand any of the videos I found online. I also bought two books by Tan Haoqiang, but I still couldn't understand them. Can anyone tell me where I can ...
NJMKL 51mcu
Realtek RTL8710: A worthy IoT wifi chip
[align=left]As we all know, the foundation of the Internet of Things is the interconnection between things. Therefore, simple, stable and reliable networking capabilities are one of the most important...
博安通RTL8710 Energy Infrastructure?
The size of the CAD file imported into AD16 is incorrect. How should I set it?
Dear experts, I use AD16 to import CAD files, but the size is not correct. How should I set it? Is it a setting problem? Please help. The picture is my setting....
吴仪丹 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 763  225  84  2564  825  16  5  2  52  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号