EEWORLDEEWORLDEEWORLD

Part Number

Search

IS71V16F32GSB04-7070MI

Description
Memory Circuit, Flash+SRAM, 2MX16, CMOS, PBGA56, 7 X 9 MM, 0.80 MM PITCH, FBGA-56
Categorystorage    storage   
File Size188KB,49 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric Compare View All

IS71V16F32GSB04-7070MI Overview

Memory Circuit, Flash+SRAM, 2MX16, CMOS, PBGA56, 7 X 9 MM, 0.80 MM PITCH, FBGA-56

IS71V16F32GSB04-7070MI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIntegrated Silicon Solution ( ISSI )
Parts packaging codeBGA
package instruction7 X 9 MM, 0.80 MM PITCH, FBGA-56
Contacts56
Reach Compliance Codecompliant
Maximum access time70 ns
Other featuresSRAM IS ORGANISED AS 256K X 16
JESD-30 codeR-PBGA-B56
JESD-609 codee0
length9 mm
memory density33554432 bit
Memory IC TypeMEMORY CIRCUIT
memory width16
Mixed memory typesFLASH+SRAM
Number of functions1
Number of terminals56
word count2097152 words
character code2000000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
organize2MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA56,8X8,32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.000005 A
Maximum slew rate0.043 mA
Maximum supply voltage (Vsup)3.3 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width7 mm
Base Number Matches1
IS71V16F32GST04
IS71V16F32GSB04
3.0 Volt-Only Flash & SRAM COMBO with
Stacked Multi-Chip Package (MCP)
— 32 Mbit Simultaneous Operation Flash
Memory (x16) and 4 Mbit Static RAM (x16)
MCP FEATURES
Power supply voltage 2.7V to 3.3V
High performance:
Flash: 70ns maximum access time
SRAM: 70ns maximum access time
ISSI
Top or Bottom Boot
Hidden ROM Region:
256 byte with a Factory-serialized secure electronic
serial number (ESN), which is accessible through a
command sequence
®
PRELIMINARY INFORMATION
DECEMBER 2002
Packages: 59-ball BGA or 56-ball BGA
Operating Temperature: -30C to +85C
Data Polling and Toggle Bit:
Allow for detection of program or erase cycle comple-
tion
FLASH FEATURES
Power Dissipation:
Read Current at 1 Mhz: 4 mA maximum
Read Current at 5 Mhz:18 mA maximum
Sleep Mode: 5
µA
maximum
• User Configurable Banks
- Bank A : 4 Mbit (8KB x 8 and 64KB x 7)
- Bank B : 12 Mbit (64KB x 24)
- Bank C : 12 Mbit (64KB x 24)
- Bank D : 4 Mbit (64KB x 8 )
User chooses two virtual banks from a combination
of four physical banks
Simultaneous R/W Operations (dual virtual bank):
Zero latency between read and write operations; Data
can be programmed or erased in one bank while data
is simultaneously being read from the other bank
Ready-Busy output (RY/BY)
Detection of program or erase cycle completion
Over 100,000 write/erase cycles
Low supply voltage (Vccf
2.5V) inhibits writes
WP/ACC
input pin:
If V
IL
, allows partial protection of boot sectors
If V
IH
, allows removal of boot sector protection
If Vacc, program time is improved
SRAM FEATURES (4 Mb density)
Power Dissipation:
Operating: 40 mA maximum
Standby: 10 µA maximum
Chip Selects:
CE1s,
CE2s
Power down feature using
CE1s,
or CE2s
Data retention supply voltage: 1.5 to 3.3 volt
Byte data control:
LBs
(DQ0–DQ7),
UBs
(DQ8–DQ15)
Low-Power Mode:
A period of no activity causes flash to enter a
low-power state
Erase Suspend/Resume:
Suspends of erase activity to allow a read in the
same bank
Sector Erase Architecture:
8 sectors of 4K words each and 63 sectors of 32K words
each in Word mode. Any combination of sectors, or
the entire flash can be simultaneously erased
Erase Algorithms:
Automatically preprograms/erases the flash memory
entirely, or by sector
Program Algorithms:
Automatically writes and verifies data at specified
address
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. 00C
12/05/02
1

IS71V16F32GSB04-7070MI Related Products

IS71V16F32GSB04-7070MI IS71V16F32GST04-7070BI IS71V16F32GSB04-7070BI
Description Memory Circuit, Flash+SRAM, 2MX16, CMOS, PBGA56, 7 X 9 MM, 0.80 MM PITCH, FBGA-56 Memory Circuit, Flash+SRAM, 2MX16, CMOS, PBGA59, 7 X 9 MM, 0.80 MM PITCH, FBGA-59 Memory Circuit, Flash+SRAM, 2MX16, CMOS, PBGA59, 7 X 9 MM, 0.80 MM PITCH, FBGA-59
Is it lead-free? Contains lead Contains lead Contains lead
Is it Rohs certified? incompatible incompatible incompatible
Maker Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI )
Parts packaging code BGA BGA BGA
package instruction 7 X 9 MM, 0.80 MM PITCH, FBGA-56 7 X 9 MM, 0.80 MM PITCH, FBGA-59 7 X 9 MM, 0.80 MM PITCH, FBGA-59
Contacts 56 59 59
Reach Compliance Code compliant compliant compliant
Maximum access time 70 ns 70 ns 70 ns
Other features SRAM IS ORGANISED AS 256K X 16 SRAM IS ORGANISED AS 256K X 16 SRAM IS ORGANISED AS 256K X 16
JESD-30 code R-PBGA-B56 R-PBGA-B59 R-PBGA-B59
JESD-609 code e0 e0 e0
length 9 mm 9 mm 9 mm
memory density 33554432 bit 33554432 bit 33554432 bit
Memory IC Type MEMORY CIRCUIT MEMORY CIRCUIT MEMORY CIRCUIT
memory width 16 16 16
Mixed memory types FLASH+SRAM FLASH+SRAM FLASH+SRAM
Number of functions 1 1 1
Number of terminals 56 59 59
word count 2097152 words 2097152 words 2097152 words
character code 2000000 2000000 2000000
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS
Maximum operating temperature 85 °C 85 °C 85 °C
Minimum operating temperature -30 °C -30 °C -30 °C
organize 2MX16 2MX16 2MX16
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TFBGA TFBGA TFBGA
Encapsulate equivalent code BGA56,8X8,32 BGA59,8X10,32 BGA59,8X10,32
Package shape RECTANGULAR RECTANGULAR RECTANGULAR
Package form GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 3 V 3 V 3 V
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 1.2 mm 1.2 mm 1.2 mm
Maximum standby current 0.000005 A 0.000005 A 0.000005 A
Maximum slew rate 0.043 mA 0.043 mA 0.043 mA
Maximum supply voltage (Vsup) 3.3 V 3.3 V 3.3 V
Minimum supply voltage (Vsup) 2.7 V 2.7 V 2.7 V
Nominal supply voltage (Vsup) 3 V 3 V 3 V
surface mount YES YES YES
technology CMOS CMOS CMOS
Temperature level OTHER OTHER OTHER
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form BALL BALL BALL
Terminal pitch 0.8 mm 0.8 mm 0.8 mm
Terminal location BOTTOM BOTTOM BOTTOM
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7 mm 7 mm 7 mm
Base Number Matches 1 1 1
Still about the problem of using DB9 connector for RS232 interface
The RS232 interface uses a DB9 connector with a metal shell. The DB9 male terminal is a finished product. There are 10 wires in total after the wires are unplugged. There are bare metal wires inside t...
呜呼哀哉 Analog electronics
EEWORLD University Hall----Live Replay: TI Sitara? Multi-protocol Industrial Communication Optimization Solution, PLC Demo Real-time Demonstration
Live replay: TI Sitara? Multi-protocol industrial communication optimization solution, PLC Demo real-time demonstration : https://training.eeworld.com.cn/course/5675...
hi5 Integrated technical exchanges
Request the source code of 6205
Does anyone have the source code for TI320C6205, including the CMD file? This is my first time using it, and I don't understand how to initialize it....
songhuaqiang88 DSP and ARM Processors
CC2530 Memory Space
How do I distinguish between the CODE storage space and XDATA storage space of CC2530F256 in C language? In assembly language, I can use MOVX and MOVC to distinguish them, but how do I do it in C lang...
zousjiangleo RF/Wirelessly
[The first wave of award ceremony for grabbing the building] TI promotion, I will grab the red envelope!
[font=微软雅黑][size=5]Event details: [url=https://bbs.eeworld.com.cn/thread-379799-1-1.html]>>TI promotion, I grab red envelopes! [List of winners of posting orders to grab red envelopes] [/url][/size][/...
EEWORLD社区 TI Technology Forum
This is my first time using msp430. Please give me some advice.
I am a newbie, and this is my first time to use msp430f5438a. Our teacher assigned a task to connect ad7076 with 5438a. I have never used it before, and I did not understand it in class. The code I fo...
bibiboom Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2674  920  260  1337  29  54  19  6  27  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号