IS71V16F32GST04
IS71V16F32GSB04
3.0 Volt-Only Flash & SRAM COMBO with
Stacked Multi-Chip Package (MCP)
— 32 Mbit Simultaneous Operation Flash
Memory (x16) and 4 Mbit Static RAM (x16)
MCP FEATURES
•
Power supply voltage 2.7V to 3.3V
•
High performance:
Flash: 70ns maximum access time
SRAM: 70ns maximum access time
ISSI
•
Top or Bottom Boot
•
Hidden ROM Region:
256 byte with a Factory-serialized secure electronic
serial number (ESN), which is accessible through a
command sequence
®
PRELIMINARY INFORMATION
DECEMBER 2002
•
Packages: 59-ball BGA or 56-ball BGA
•
Operating Temperature: -30C to +85C
•
Data Polling and Toggle Bit:
Allow for detection of program or erase cycle comple-
tion
FLASH FEATURES
•
Power Dissipation:
Read Current at 1 Mhz: 4 mA maximum
Read Current at 5 Mhz:18 mA maximum
Sleep Mode: 5
µA
maximum
• User Configurable Banks
- Bank A : 4 Mbit (8KB x 8 and 64KB x 7)
- Bank B : 12 Mbit (64KB x 24)
- Bank C : 12 Mbit (64KB x 24)
- Bank D : 4 Mbit (64KB x 8 )
User chooses two virtual banks from a combination
of four physical banks
•
Simultaneous R/W Operations (dual virtual bank):
Zero latency between read and write operations; Data
can be programmed or erased in one bank while data
is simultaneously being read from the other bank
•
Ready-Busy output (RY/BY)
Detection of program or erase cycle completion
•
Over 100,000 write/erase cycles
•
Low supply voltage (Vccf
≤
2.5V) inhibits writes
•
WP/ACC
input pin:
If V
IL
, allows partial protection of boot sectors
If V
IH
, allows removal of boot sector protection
If Vacc, program time is improved
SRAM FEATURES (4 Mb density)
•
Power Dissipation:
Operating: 40 mA maximum
Standby: 10 µA maximum
Chip Selects:
CE1s,
CE2s
Power down feature using
CE1s,
or CE2s
Data retention supply voltage: 1.5 to 3.3 volt
Byte data control:
LBs
(DQ0–DQ7),
UBs
(DQ8–DQ15)
•
Low-Power Mode:
A period of no activity causes flash to enter a
low-power state
•
Erase Suspend/Resume:
Suspends of erase activity to allow a read in the
same bank
•
•
•
•
•
Sector Erase Architecture:
8 sectors of 4K words each and 63 sectors of 32K words
each in Word mode. Any combination of sectors, or
the entire flash can be simultaneously erased
•
Erase Algorithms:
Automatically preprograms/erases the flash memory
entirely, or by sector
•
Program Algorithms:
Automatically writes and verifies data at specified
address
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. 00C
12/05/02
1
IS71V16F32GST04
IS71V16F32GSB04
ISSI
®
GENERAL DESCRIPTION
The flash and SRAM MCP is a 32 Mbit Flash/4 Mbit SRAM with shared data, address, and control pins. The 32 Mbit flash
is composed of 2,097,152 words of 16 bits. The 4Mb SRAM has 262,144 words of 16 bits. Data lines DQ0-DQ15 handle
the 16-bit word access for both the SRAM and Flash memories. Optionally,
UBs
or
LBs
control pins allow single byte
accesses with the SRAM.
The package uses a 3.0V power supply for all operations. No other source is required for program and erase operations.
The flash can be programmed in system using this 3.0V supply, or can be programmed in a standard EPROM programmer.
The 32 Mbit flash/4 Mbit SRAM is offered in 56-ball or 59-ball package. The flash is compatible with the JEDEC Flash
command set standard. The flash access time is 70ns, and the SRAM access time is 70ns.
The Flash architecture is composed of two virtual banks which allows simultaneous operation on each. Optimized
performance can be achieved by first initializing a program or erase function in one bank, then immediately starting a read
from the other bank. Both operations would then be operating simultaneously, with zero latency.
MCP BLOCK DIAGRAM
V
CCf
GND
RY/BY
A0-A20
A0-A20
WP/ACC
RESET
CEf
I/Of
32-MBIT
Flash Memory
DQ0-DQ15
V
CCS
GND
A0-A17
DQ0-DQ15
LBs
UBs
WE
OE
CE1s
CE2s
4-MBIT
Static RAM
2
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. 00C
12/05/02