EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPA8-F-150N-240.000

Description
LVPECL Output Clock Oscillator, 240MHz Nom, DIL-8/4
CategoryPassive components    oscillator   
File Size109KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GPA8-F-150N-240.000 Overview

LVPECL Output Clock Oscillator, 240MHz Nom, DIL-8/4

3GPA8-F-150N-240.000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerEuroquartz
Reach Compliance Codecompliant
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability100%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency240 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size12.8mm x 12.8mm x 5.08mm
longest rise time7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 60MHz to 240MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.2ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPA576 VCXOs are packaged in a 6 pad 7mm x 5mm SMD package.
Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
OUTLINE & DIMENSIONS
GPA8 PECL VCXO
60.0MHz to 240.0MHz
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Peak to Peak Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented - 4 pin package
Fully compliant or non-compliant
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GPA8
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
3GPA8G-B-80N-60.000
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
"FPGA Primer" Chinese Edition_Author: Andrew Moore of Altera Corporation
"Introduction to FPGA" Chinese version_Author Andrew Moore of Altera Corporation, this is a very good book, I hope it can help everyone!...
雷北城 FPGA/CPLD
[Second-hand] 90% new Zhou Ligong SmartARM2200 development board (board has been released)
This development board was purchased in 2010. I turned it on four or five times to familiarize myself with it, just by referring to the book. Then I changed my job and never turned it on again. Recent...
oruggt MCU
Hello everyone, I want to learn microcontrollers! How is the effect of taking a class? ?
Do you have any good books or good materials? I want to sign up for a training class, please give me some suggestions!! What do you think of this training institution? The name is: Hardware Engineer A...
紫皮书 Embedded System
Some experience in porting from μCOS-Ⅱ to the recently popular RT-Thread
[align=left][backcolor=rgb(222, 240, 251)][color=rgb(51, 51, 51)][font=-apple-system-font, BlinkMacSystemFont, "][size=3]The company's project originally used μCOS-II, but μCOS had the problem of payi...
Fillmore Embedded System
I need help to implement a fpga block diagram using vhdl (price negotiable), urgent!!!
I need help to use vhdl to realize several fpga block diagrams (price negotiable), urgent! ! ! ! There is already a ready-made vhdl program code, mainly to complete the block diagrams already in the d...
少林五主 FPGA/CPLD
How to convert OUT files into HEX in C6455 of C6000 series
Convert OUT file to HEX file To convert OUT file to HEX file, TI provides hex6x conversion tool. Hex6x tool is located in D:/TexasInstrument/CCStudio_v3.3/C6000/cgtools/bin directory. You can add this...
Jacktang Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 82  872  1334  964  1158  2  18  27  20  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号