531DB1344M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531DB1344M00DG

531DB1344M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1344MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DB1344M00DG Overview

CMOS/TTL Output Clock Oscillator, 1344MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DB1344M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1344 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

What is the purpose of connecting a capacitor between the DC power supply and ground?

Photoelectric drive circuit

Short circuit protection circuit for control circuit powered by isolation transformer

Adjustable switching power supply circuit diagram using L4970A

Using a radio to find underground cables

Computer motherboard circuit diagram 815 3_30

Ten must-know facts about LED TV: [hide]In the past two or three years, the development of flat-panel TV technology can be described as "rapid". Of course, there are always some hot topics worth arguing about every year, because the e...; 探路者 Mobile and portable

Camera driver matching?: Could you please tell me if the successful automatic loading of the driver in wince6.0 indicates that the driver and the current camera are matched?...; garfield_nuo Embedded System

check_timing report: Before DC compilation, the report generated by check_timing contains some information and warnings. After compilation, there is only information, but the information of this clock appears twice: Infor...; eeleader-mcu FPGA/CPLD

I'm looking for a job soon, need some experience: I'm looking for a job right now. I'm a college student who passed the second level of computer and the fourth level of English. I want to apply for the position of single-chip microcomputer engineer. ...; mxcb2008 Embedded System

Regarding the issue of no correct answer in the lucky draw of the quiz activity: [i=s]This post was last edited by sanhuasr on 2020-12-16 21:21[/i]With the power of technology, PI will help you master tomorrow's wisdom and answer questions to win gifts! https://www.eeworld.com.cn/...; sanhuasr Suggestions & Announcements

stm32f103 series USB problem, I am a newbie and hope you can explain it: I have just come into contact with stm32F microcontrollers and USB, and I am not clear about many things. I hope you can explain 1. USB and CAN share 512B of RAM, but the RAm address is 0x40006000-0x4...; shaoyongqiang stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components